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Abstract
The Successive Approximation Analog-to-Digital converter (SAR-ADC) is a popular ar-
chitecture due to its low power, simple design, and reasonable resolution and speed. Due to
the prevalence of ADCs in modern hardware, it is important to investigate opportunities to
reduce the cost of the circuit without performance losses. One measure of the ADC’s perfor-
mance is its linearity. Linearity in the SAR-ADC is highly dependent on the linearity of its
internal Digital-to-Analog converter (DAC). The DAC requires a reliable reference voltage
in order to output the correct result. A band-gap reference circuit is generally used in low
power applications such as ADCs. However, the reference circuit’s stability is limited by the
internal DAC’s fast transient load. Large off-chip bypass capacitors are used to maintain
a stable reference voltage. Investigating how the bypass capacitor can be moved on-chip
will help provide a solution for reducing space and costs of the ADC due to non-integrated
components.
The off-chip capacitance within the reference circuit was varied to create a characteris-
tic curve showing how distortion is affected. Once a relationship was determined through
measurements, a Matlab model was generated to simulate the observed behaviour. Through
simulation and circuit analysis, a relationship between the input voltage, off-chip capacitance
and the voltage reference perturbations was found. With this insight, the process of designing
a fully integrated solution without losses in linearity can begin.
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Chapter 1
Introduction
In the realm of mass produced analog circuits, a minor savings in space and production costs
are significant to any designer. However, these savings are difficult to identify and require
extensive research to achieve. Such savings can be found when interfacing and designing
circuits that include analog to digital converters (ADC). Due to the prevalence of ADCs in
modern hardware design, it is important to investigate these opportunities to save, especially
within the University research setting. To a system level designer who requires an ADC,
understanding the inner workings of the device is not significant. The goal is to interface with
the ADC such that the output achieves the required specifications. This interface generally
includes overly robust components that follow general circuit design guidelines. Without
understanding how the ADC works, however, the interface will not be designed to push
the boundary towards a truly cost-effective design. By characterizing how the components
within this interface affect the output of the ADC, an optimally sized component can be
identified. This allows for significant cost and space savings when working with printed circuit
boards (PCB), but additionally within the realm of integrated circuits (IC). Of course, the
investigation and research comes at the cost of the designer’s time.
There are many types of ADCs for a designer to choose from. One such ADC is the
Successive Approximation ADC (SAR-ADC). The SAR-ADC is designed to be low cost,
relatively small in design, low-power, and precise [1]. The interface for the SAR-ADC is
relatively simple; however it relies significantly on a stable reference voltage. The reference
voltage is provided by another circuit known as the voltage reference circuit. Within the realm
of PCBs, the reference circuit and the ADC are both embedded within their own separate
integrated circuits. To meet stability and performance requirements a bypass capacitor is
placed in-between the voltage reference and the SAR-ADC’s reference voltage pin. The
bypass capacitor is off-chip, and usually a surface mounted component on the PCB. By
general ADC interfacing guidelines, the bypass capacitor is sized to be larger than required.
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This consumes designer board space and results in an increase in component costs.
The purpose of this thesis is to characterize the effect of this off-chip bypass capacitance
on the output performance of the Successive Approximation ADC. This will be done through
experimentation on a real ADC to generate characteristic curves relating reference capaci-
tance to several output specifications. Then using circuit analysis, mechanisms that shape
the characteristic curves will be identified. This is an important step as it allows the findings
of this thesis to be applied towards a variety of SAR-ADC architectures. The circuit analysis
will then be used to generate a model through Matlab. Through Matlab, the model will be
used to verify the lab measurements through a comparison with simulated results, and to
gain further insight into the inner workings of the circuit. Once characterized, the purpose
and size of the capacitor will be understood, such that a designer can optimally size the
component.
Modern hardware design has been moving towards fully embedded solutions with all re-
quired components on-chip within a single system-on-chip (SoC). In a completely integrated
design, silicon area is very valuable. Within a single IC, which includes a SAR-ADC struc-
ture and the voltage reference circuit, optimally sizing the bypass capacitor will allow for a
reduction in the cost and size of the entire system.
1.1 Thesis Outline
This thesis is divided into three main chapters. Chapter 2 will review relevant data con-
verter fundamentals, as well as details of successive approximation ADCs. The information
presented is required to understand the analysis done in Chapter 3. In the third chapter,
the non-ideal switching within the SAR-ADC will be analyzed. The purpose of this chapter
is to create an understanding of how the distortion originates, and how it will be modeled.
In chapter 4, real world measurements are taken as a reference. The apparatus and proce-
dure of the experiment used to measure distortion caused by the off-chip bypass capacitance
will be introduced. The data collected will presented, and used as a guideline for the next
chapter’s results. Chapter 5 contains results generated through simulation. It discusses the
similarities and differences between the measured and simulated results. The thesis will end
with a conclusion section, outlining key findings and presenting possible directions that this
research can take in the future.
2
Chapter 2
Data Converter Fundamentals
The concepts covered in this chapter relate to data transmission in circuits. The two relevant
forms of data transmission include analog transmission, or the transfer of data in a continuous
time-varying domain, and digital data transmission. Analog signals are physical signals that
represent phenomena in the real world. In electronics, analog signals exist as time-varying
voltage levels that are generated by devices such as sensors or wireless receivers. They
are also internally generated to control devices in the outside world, relative to the circuit.
Examples of such devices are speakers, monitors and wireless transmitters. Digital signals
are electronic signals used for digital signal processing. They are usually exist as two distinct
voltage levels, and are interpreted as logic ones and zeros. A string of ones and zeros is
known as a binary code. Digital signals are used internally within circuits, to communicate
between the different digital, signal processing circuit blocks. Two popular devices that use
digital signal processing are computers and cellphones. Most modern devices include circuits
both types of data transmission. The next section will discuss common specifications that
define analog and digital signals.
2.1 Analog and Digital Signals
Analog Signals are represented by a value within a finite voltage range. This is because
the circuits involved are designed to read or output analog signals that are limited within
this range. The maximum magnitude voltage is known as the full-scale voltage, or VFS. A
unipolar device uses signals that range from 0V to VFS. These signals usually come from
single-ended designs. Bipolar devices consider signals ranging from −VFS to +VFS and are
used for differential circuits. Within this voltage range are an infinite amount of distinct
voltage levels. For digital codes, however, there are a finite amount of possible values.
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Digital signals are used for data processing and communication. Though they exist as
voltage levels, they are interpreted in discrete-time. At every discrete time interval, the
digital value is interpreted as a bit. These bits make up individual codes of a finite length
N . Since digital codes are made up of zeros and ones, there are 2N unique codes. One type
of digital code is straight binary. Straight binary code defines each bit as powers of 2, with
the least significant bit (LSB) being 20 or 1. Each subsequent bit is double the value of
the latter. The most significant bit (MSB) represents a decimal value of 2N − 1. Thus, a
straight binary digital code of length N can represent any decimal integer value between 0
and 2N − 1. Table 2.1.1 shows an example of how a 3-bit binary code can be interpreted
as straight binary. The data converter is able to convert between analog and digital signals
that meet the requirements of the discussed specifications.
Table 2.1.1: 3-Bit Code Interpretation in Straight and Fractional Binary
Code Straight Binary Fractional Binary
000 0 0/8
001 1 1/8
010 2 2/8
011 3 3/8
100 4 4/8
101 5 5/8
110 6 6/8
111 7 7/8
2.2 Data Converters
The data converter is a circuit or system that converts signals between the analog domain
and the digital domain. The two data converters in electronics are the Analog-to-Digital
converter (ADC) and the Digital-to-Analog converter (DAC). On the digital side, ADCs and
DACs are constrained in the length of digital code which they can interpret. The value N
represents the number of bits per code that the data converter works with, and is also known
as the data converter’s resolution. The resolution is determined by the ability to correctly
divide or distinguish analog signals. Analog signals that the ADC and DAC correspondingly
input and output are limited by VFS. These data converters can be unipolar or bipolar.
Figure 2.2.1 summarizes the input and output of DAC and ADC circuit blocks.
The DAC converts digital codes into analog voltages. Most DAC architectures can be
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Figure 2.2.1: Summary of ADC and DAC Top Level Input and Output [2]
loosely described as an array of passive components connected together forming a closed
circuit array with intermediate nodes. These intermediate nodes hold analog voltages that
are unique and equally seperated voltages between 0V to VFS. A switching network is then
used to access intermediate nodes within the structure. Each digital code will control the
switching network such that the DAC’s output is a unique analog signal. If an N -bit digital
code (b1b2b3...bN) entering a DAC controls the switching circuit, then the output of the DAC
can ideally be written as:
Vout = (b12
−1 + b22−2 + b32−3 + ...+ bN2−N) ∗ VFS (2.2.1)
It should be noted that in equation 2.2.1, each bit represents a fraction of VFS at the
output, rather than a decimal integer. This scheme is known as fractional binary, and is
similar to straight binary as shown in Table 2.1.1. This is a good place to also define the
term VLSB or the voltage of the least significant bit (LSB). Since the Nth bit represents the
LSB, from equation 2.2.1 above it can be deduced that:
VLSB =
VFS
2−N
(2.2.2)
ADCs are sometimes considered the inverse of the DAC due to their opposite purpose.
Functionally, however, there are many key differences. While DACs are able to convert one
unique digital code to one unique analog signal, each of the ADCs unique digital output codes
corresponds to a range of possible analog inputs. This is because it cannot be assumed that
the analog input will be in distinct steps, but rather exist within the full range 0V to VFS.
The ADC generally has a DAC, or DAC-like structure within its architecture. This is because
an ADC can be loosely described as a system that takes in an analog input and searches
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for a digital output that most closely describes it. This is done by generating several analog
outputs from the DAC within it. Then comparing the output of the DAC to the analog
input until a correct code is found. Keeping this structure in mind, the formula to model
this, equation 2.2.3, shows a lot of resemblance to equation 2.2.1 above.
VFS ∗ (b1 ∗ 2−1 + b2 ∗ 2−2 + b3 ∗ 2−3 + + bN ∗ 2−N) = Vin ± Verror (2.2.3)
The Verror term is known as the quantization error, and is a consequence of analog to
digital conversion.
2.3 Quantization, Noise and Distortion
This section will discuss the non-ideal artifacts of analog to digital conversion. These non-
ideal behaviours can be both an implicit result of the conversion, due to errors in the ADC
or due to external sources.
2.3.1 Quantization
In the context of data converters, quantization is the process of mapping analog signals to
digital codes. Figure 2.3.1 shows a quantization characteristic transfer curve that defines the
mapping for a 3-bit ADC. To recover the analog signal, each digital code is translated into a
discrete analog value. This can be seen in Figure 2.3.2.
For an ideal ADC, perfect quantization is very improbable. As seen from equation 2.2.3,
quantizing an analog input also leaves a remnant error term known as the quantization error.
Take for example an ideal unipolar ADC. The ADC takes an input between 0 and VFS and
converts it to the closest appropriate digital code. This digital code, however, describes a
precise analog voltage that is not identical to the analog input. Thus, an infinite range of
analog voltage signals quantize to the same digital code, and the probability of sampling
the “correct” voltage is extremely low. The deviation from this voltage, the quantization
error, always exists. This implies that there is information loss due to these errors during the
quantization process. Figure 2.3.1 shows how a 3-bit analog code is quantized graphically.
Additionally, an analog input exists in continuous time while digital signals are discrete.
The ADC will take in input samples in discrete time intervals, and maintains that input
for quantization even though the analog signals are continually changing. By the time the
quantization process is complete, the output of the ADC no longer represents the input at
that time. This error can be improved by increasing the sampling rate.
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Figure 2.3.1: Input to Output Characteristic Transfer Curve for an Ideal ADC [2]
If the resolution of the ADC is increased, the magnitude of quantization error is decreased
but never eliminated. Ideally the error associated with quantization is always limited to
±1
2
VLSB. Its actual value can always be found if the input is known. Since the quantization
error is input dependent and the possible analog inputs are infinite, the errors seen at the
output begins to look random after several samples are taken. This random error looks like
noise in the frequency spectrum, hence it is also known as quantization noise.
Unlike ADCs, an ideal unipolar DAC translates digital code into an appropriate analog
voltage level. Though there are an infinite possible number of voltage levels between 0 and
VFS, the ideal DAC’s analog output is limited by its design. Hence, it has the same number
of unique outputs as it does inputs. Figure 2.3.2 outlines how a 3-bit DAC maps digital codes
into distinct analog levels.
2.3.2 Noise
In the real world, data converters never achieve ideal quantization. There always exists non-
ideal behaviour, tolerances in component values, internal and external noise sources that all
lead to two types of errors at the output. These two types of errors are distortion and noise.
This noise is not to be confused with quantization noise. Quantization noise always exists
within the ADC structure, even in ideal models as previously explained. Noise is randomly
generated internally, but also can come externally through a device’s inputs. Possible noise
sources are thermal noise and flicker noise.
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Figure 2.3.2: Input to Output Characteristic Transfer Curve for an Ideal DAC [2]
2.3.3 Distortion
This thesis, however, is primarily concerned about distortion. Distortion in data converters
refers to the phenomena when the ADC or DAC cannot return the ideal output regardless
of noise. This incorrect quantization is not random, but instead is caused by non-ideal
behaviours of the data converter architecture. The most basic of these errors are linear
errors, or more specifically, gain and offset errors. For a DAC, an offset error occurs when
the analog output is not 0V for a zero digital code. Gain error is the deviation from the
output’s full-scale voltage after taking account of any offset errors [3]. These two errors
are illustrated graphically in Figure 2.3.3a. For an ADC, linear errors are similarly defined.
However, both these errors do not hold much significance to this research as they can be
corrected during post simulation/measurement analysis.
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(a) Linear Error (b) Non-Linear Error
Figure 2.3.3: Transfer Curves with Linear and Non-Linear Errors [3] [4]
The more significant errors are known as non-linear errors. After linear errors are cor-
rected, the remaining errors that exist contribute to the data-converter’s non-linear error
[3]. An example of non-linear error can be seen in Figure 2.3.3b. For a DAC, non-linear
errors may imply inconsistent voltage steps between adjacent codes. A significant issue is
with monotonicity, or if the analog output of code is lower than the previous code. Similarly,
an ADC can be non-monotonic if the digital output code decreases for an increasing analog
input. Another non-linear error in ADCs are missing codes, or when specific digital codes
are skipped and will never show up at the output. Learning how non-linear distortion is
measured will provide important insight into the different issues that it causes.
2.4 Specifications and Measurements
It is important to note that the Successive Approximation ADC has a DAC structure within
it, as will be discussed in Section 2.5.3. This DAC structure can have non-linearity associated
with it that leads to non-linearity at the output of the SAR-ADC. The internal DAC’s errors
cannot be measured, but the non-linear behaviour it causes at the final output of the ADC
can be. Since this report is focused on the Successive Approximation ADCs, the content of
this section will focus on the measuring of non-linearity of ADCs.
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2.4.1 Static Testing
Looking at the non-linear characteristic curve of an ADC in Figure 2.3.3b, the amount of
non-linearity can be measured by comparing the range of analog inputs between digital
transitions. In the ideal case, every transition should be seperated by VLSB, or 1 LSB. The
Differential Non-Linearity Error (DNL) is defined as the largest deviation from the ideal 1
LSB out of all the transitions [2]. For an ideal ADC the DNL error should be 0 LSB. If
an ADC’s DNL measures 0.5 LSB, this implies that the length of analog signals per digital
code can range from 0.5 LSB to 1.5 LSB. However, knowing the transition lengths does not
say anything about the worst case error. Another measurement to characterize non-linearity
is to compare each transition point to that of the ideal case. This measurement is known
as Integral Non-Linearity Error (INL), and it is the largest error deviation from the ideal
straight line [3]. DNL and INL measurements, as well as gain and offset errors, are part of
static ADC testing. Static testing is usually done by applying a ramp to the input of the
ADC and creating a characteristic curve from the outputs. The other way of testing the
ADC is to apply a sine wave at the input. Then by creating a histogram which counts how
many times each code is seen at the output. From this, the static measurements can also be
taken. The sinusoidal signal is also used for ADC dynamic testing.
2.4.2 Dynamic Testing
Dynamic testing of an ADC is done through the input of a sinusoidal signal and inspecting
the output in the frequency domain. Dynamic testing analyses the AC performance of the
ADC by reconstructing digital output into an output sinusoidal signal. Due to non-linearities
in the transfer curve of the ADC, the output sinusoid will be distorted and noisy. This new
reconstructed output signal is put through a Discrete Fourier Transform. The algorithm to
do this is known as the Fast Fourier Transform (FFT). The FFT takes in a finite number of
samples from the output and then seperates them into sinusoids that are equally spaced by
frequency. These sinusoids are ordered by finite frequencies, where frequency in the FFT plot
is known as a FFT “bin”. Under ideal conditions, when an ideal input sinusoids is sampled
using an ideal ADC, the FFT will contain one large signal in the bin of the input frequency.
Additionally, all other bins will contain significantly lower magnitude signals representing the
quantization noise that has spread across the spectrum. In the non-ideal case as previously
discussed, the FFT shows signs of additional noise and distortion. Noise is visible through
the level the noise floor if the noise floor is at a higher level than that of quantization noise.
Distortion is visible in the FFT through visible signals other than that of the input signal.
These additional “spikes” are generally caused by harmonic distortion. Harmonic distortion
implies the presence of harmonics, which are signals that are in frequencies that are integer
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multiples of the fundamental input frequency. For example, the second harmonic can be seen
in the bin that is twice the frequency of the input.
While Static testing provides information on how the ADC maps specific inputs to the
digital outputs, Dynamic testing provides understanding to how the ADC will perform with
a full-scale, time varying signal. This is important for digital communication applications.
Dynamic specifications are used to quantify the noise and distortion with respect to a sinu-
soidal signal. These measures are SNR, SNDR, SFDR, and THD. Table 2.4.1 shows these
measures and their definitions. They will be measured and calculated to analyze distortion
in later chapters.
These dynamic specifications are important to define since measurements taken from
different sources must be compared justly. The Signal to Noise Ratio (SNR) is the ratio of
the signal amplitude to the root-mean-square sum of all the other components of the FFT,
except for the first 5 harmonics and the DC term [5]. For this thesis, the Total Harmonic
Distortion (THD) is simply the root-mean-square sum of the first 5 harmonics. The Signal to
Noise plus Distortion Ratio (SNDR) is the ratio of the signal’s amplitude to the root-mean-
square sum of all spectral components include the harmonics [5]. Lastly, the Spurious-Free
Dynamic Range (SFDR) is the ratio of the signal amplitude to the amplitude of the largest
spectral component in the FFT [5]. All these terms will be converted and used as decibels
(dB). Further details on how these specifications are calculated can be found in Section 5.2.2
in Chapter 5.
Table 2.4.1: Noise and Distortion Measurements for an ADC’s Dynamic Performance
Specification Definition
SNR The Signal to Noise Ratio
SNDR The Signal to Noise plus Distortion Ratio
SFDR Spurious-Free Dynamic Range
THD Total Harmonic Distortion
2.5 The Successive Approximation ADC
When the ADC samples an analog input, it ”searches” for the appropriate digital output.
The Successive Approximation ADC (SAR-ADC) uses a binary search algorithm to resolve
the correct output. Because the binary search algorithm is the most efficient when dealing
with sorted lists, the SAR-ADC has the lowest power consumption compared to other ADCs.
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Additionally, it requires minimal components which makes the SAR-ADC cost effective in
terms of price and space. This thesis is concerned with modelling distortion caused by the
real capacitors within the SAR-ADC and voltage reference circuit. This section will provide
an overview of SAR-ADC’s workings and architecture.
2.5.1 Algorithm - Binary Search
An ADC quantizes an analog voltage by searching for the appropriate digital value. The
SAR-ADC does so by following a binary search algorithm. If the resolution of the ADC is N ,
then it will take N iterations to successfully determine the correct code. The algorithm begins
by taking in an analog voltage sample, and an initial code of 0. Then it will systematically
turn a bit to 1, starting with the MSB. After switching the largest undetermined bit to 1, this
new internal code is compared with the input. If this signal is larger than the input sample,
then the bit is returned to 0. the bit will otherwise be resolved as a 1. This process continues
to the next significant bit until all bits in the code have been resolved. Since the algorithm
starts with the MSB and works its way down, the possible outputs are halved every time a
correct bit is determined. This is as expected in a binary search.
2.5.2 Architecture
The architecture of the SAR-ADC is simple, requires low power, and has reasonably fast
conversion times [1]. The main circuit blocks in the architecture that concern this thesis
are the sample and hold (SHA), comparator, successive approximation register (SAR), the
voltage reference circuit and DAC. A simplified overview of the structure is shown in Figure
2.5.1.
The SHA takes a sample of the input analog signal. It holds this voltage for the duration
of the quantization sequence. The duration and timing for the sampling and quantization
process are controlled by the timing and logic circuits. For the purpose of the analysis, the
SHA will be considered ideal.
The comparator looks at the output of the DAC and SHA. The comparator circuit can
determine if one signal is larger than the other and correspondingly provide an appropriate
output. The comparator is usually a higher resolution than the ADC itself. Any distortion
caused by this high resolution comparator will be smaller in comparison to other distortion
sources. In this analysis, this analog circuit will also be considered ideal. The output of the
comparator is used by the control logic to update the SAR.
The SAR keeps track of the digital code used in the binary search behaviour. It is part of
a logic block. This logic block, in coordination with the timing block, controls the SAR-ADC
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Figure 2.5.1: Basic Successive Aprroximation ADC Structure [1]
to follow the binary search algorithm. The control logic stored in the control circuit block
looks at the output of the comparator and determines whether the bit in question remains
high or is returned back to 0. At the end of N -iterations, the SAR holds the correct digital
output for the ADC.
The voltage reference circuit is used to provide the full scale voltage, VFS to the ADC. It
is an analog circuit, which cannot be modelled as an ideal source. When connected to the
ADC’s non-ideal internal DAC, the voltage reference shows errors in the form of perturbations
at its output. These errors will be investigated later in this chapter.
The DAC is the most significant circuit block with regards to this thesis. Its purpose is to
take a digital input from the SAR and produce its corresponding analog output signal, which
is then compared with the ADC’s input analog sample. Along with the voltage reference,
the internal DAC is a non-ideal analog circuit. The distortion due to the non-ideal circuit
will begin with an investigation into how the circuit is constructed. For the purpose of this
thesis, a simplified structure known as a charge sharing, or switch-capacitor DAC will be
considered.
2.5.3 Binary Weighted Switched Capacitor DAC
The analysis in this thesis was done with the purpose of adding complexity only where com-
pletely necessary to model the non-ideal occurrences. The internal DAC, and its interaction
with the voltage reference circuit, is the primary source of distortion being investigated. The
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DAC pulls current from the voltage reference circuit, which is used to generate an analog out-
put which maps to the digital input of the SAR. The magnitude of this current is independent
of the internal structure of the DAC. A standard successive-approximation ADC, the internal
DAC is used to compare an unknown analog signal to a voltage generated through binarily-
weighted bit currents [6]. These currents are dependent on the total input impedance, but
the capacitance can be set to any required value regardless of the structure. Because of this,
complexity is not needed when deciding which DAC structure to use.
The most simple structure for a DAC is to use an array of capacitors, organized in a binary
weighted array. The reason why an array of capacitors is used is because it is stated that the
SAR-ADC uses a charge redistribution, or charge sharing, DAC [7]. These capacitors form a
simple voltage divider. By switching capacitors on and off, the voltage division function can
be accurately controlled. Since the switching is controlled by a digital signal which in turn
leads to a unique analog output, the structure is considered to be a simple DAC. There are
many ways to organize these capacitors, one of which is in a binary weighted array.
The binary weighted charge sharing DAC contains an array of N capacitors. Each ca-
pacitor is twice the size of the previous. Each switch controlling a capacitor in the array is
controlled by the corresponding bit of code stored in the SAR. Thus, the most significant bit
of the code corresponds to VFS/2 at the output of the capacitor array. Similarly, the least
significant bit corresponds to VLSB at the output of the capacitor array. Figure 2.5.2 below
shows the binary weighted array.
Figure 2.5.2: Binary Weighted Capacitor Array for a Charge Sharing DAC
The binary weighted charge redistribution DAC is not practical and probably not used
in practice. One reason for this is the difficulty of fabricating a large array of matched
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capacitors. When designing a high resolution SAR-ADC, the total capacitance increases
exponentially with the number of bits [8]. With a large number of capacitors, the highly
probably mismatch implicit within the internal DAC will cause distortion [8]. However, this
thesis is only considering an ideal binary weighted DAC for simulation purposes.
The analog output of the DAC can be found easily. The capacitors that are switched on
are connected between the reference voltage and the input of the comparator. The capacitors
which remain off are between the comparator and ground. This implies that these sets of
capacitors are in series. The output is a result of a voltage division between the capacitors
that are turned on, and the ones that are turned off. The analog output resembles that of
the fractional binary scheme. For example, if the largest capacitor is turned on, since it is
equivalent to half the capacitance in the array, after voltage division the output is half of
Vref . This can be compared to the 3-bit code seen in Table 2.0.1, with the code 100. Further
analysis of how the output voltage is determined is shown in the next chapter. The output
of the DAC is compared to the input of the ADC. The result of this comparison controls
how the SAR will be updated. However, the comparison is only valid if Vref is equal to VFS.
Thus, it is important to provide an accurate reference signal. This is done through a voltage
reference circuit.
2.6 Voltage Reference Circuit and Bypass Capacitor
The purpose of the voltage reference circuit is simple: provide Vref to the ADC. In circuit
theory it is typical to substitute this circuit with the ideal voltage source, then ignore the
real effects it can have on the rest of the circuit. Voltage references have a significant impact
on the accuracy of the ADC [9]. The dynamic load of the ADC can cause the output voltage
of the reference circuit to change, which will be analyzed in Chapter 3. A 12-bit system with
a 2V reference can handle a ±0.5mV tolerance in Vref before losing the required accuracy.
Another determinant of the performance of the reference circuit is its handling of noise and
short-term stability [9].
The SAR-ADC requires a reference that uses low power. This implies low bandwidth
and output buffer amplifiers. The voltage reference circuit used for this thesis is known as a
bandgap reference. The bandgap reference is used in many ADCs and DACs due to the fact
that it operates at low voltages and has good long-term stability [9]. the SAR-ADC’s fast
transient load causes the reference to perform poorly [9]. The switching of the capacitors
within the internal DAC cause its input impedance to change, which leads it to be considered
a transient load. To deal with the high-frequency perturbations in the reference, a bypass
capacitor is placed in between the reference and the SAR-ADC.
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The bypass capacitor stores charge within it. When a change occurs that warrants a
voltage drop, charge will get released from the bypass capacitor instead of from the reference
circuit [10]. This maintains the reference voltage within the required tolerance. Like the non-
ideal voltage reference circuit, the bypass capacitor is not an ideal capacitor. The equivalent
circuit of the bypass capacitor is shown in Figure 2.6.1. The leakage resistance is generally
high but it represents the fact that the capacitor will slowly lose charge and is not a perfect
open circuit in its steady state. Two parasitic components are shown, which are the equivalent
series resistance and inductance, or ESR and ESL. ESR leads to a small voltage drop during
the discharge of the capacitor, and additionally leads to the production of heat. It is reduced
by reducing the wiring connected to the capacitor. ESL, along with the equivalent resistance
of the circuit, impacts the rate at which current can be discharged. ESL is controlled by the
type and package size of the capacitor [10].
Figure 2.6.1: Equivalent Circuit for a Real Capacitor
It is clear that the size of the capacitor is directly proportional to the amount of charge
it can store. The requirements of the SAR-ADC leads to a large, off-chip bypass capacitor
to be used. The smaller the bypass capacitor, the smaller its effect on reducing voltage
perturbations seen in Vref . High-resolution digital signal processing applications preferably
require on-chip data converters, which need sufficient decoupling [11]. The purpose of this
thesis is to investigate what size bypass capacitor is required to maintain 12-bit accuracy,
and to determine if the capacitance can be moved on-chip.
The key limiting factor of a well designed SAR-ADC is in its analog circuitry, which is the
voltage reference circuit and the internal DAC. The interaction between these two circuits
lead to the non-linear distortions described in this chapter. The next chapter will present an
analysis used to determine a relationship between the voltage perturbations in Vref to the
switching of the capacitors within SAR-ADC’s internal DAC.
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Chapter 3
Analysis and Matlab Modelling
3.1 Introduction
The physical structure of a successive approximation ADC has been described in the pre-
vious chapter. In this chapter, the process of converting the functionality of the successive
approximation ADC into a Matlab model will be investigated. With a Matlab model, errors
and distortion caused by non-ideal circuitry can be isolated, measured and analyzed. By
adding the non-ideal switching to an ideal ADC model, the distortion component due to a
finite reference capacitance can be properly characterized.
3.1.1 The Ideal Successive Approximation Algorithm
The comparator and the Successive Approximation Register (SAR) work together to make a
binary search algorithm. On one side of the comparator is the analog input. On the other side
is the output of the DAC. The SAR then takes the output of the comparator to adjust the
digital signal stored in its register. The SAR switches capacitors on and off in N iterations
as it determines the value of all N bits to complete the binary search. At the end of the
process, the output of the ADC should have a maximum error of 1 LSB. Regardless of how
the hardware works, for modelling purposes the expected functionality is that when the SAR
stores the code 0 (000000000000) the DAC output should be 0V. Similarly, when the SAR
stores 2N − 1 (111111111111) the DAC output should be at its full-scale voltage. All other
codes result in voltages in between full-scale and ground, which are adjacently separated by
equal step increments. If the least significant bit is the right most bit, or Nth bit, then the
digital code representing 1 represents a voltage at the output of Vref/2
N . This voltage is
known as VLSB, and is the size of the step between the voltage outputs of adjacent codes.
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Thus, ideally Vout is simply the code stored in the SAR multiplied by VLSB. Then, the SAR
will reset for the next sample. The Matlab code modelling this ideal behaviour is simply
modelled by a for loop and if statement as seen below.
1 N=12 %12−bit resolution
2 b = zeros(1:N) %initialize the code stored in the SAR
3 Vref = 1 %Reference is 1 Volt
4 VLSB = Vref/2ˆN %Calculate V LSB
5 for i=1:12 %Begin algorithm
6 b(i) = 1;
7 Vdac = bin2dec(b)*VLSB; %bin2dec converts binary to decimal
8 %Output of the DAC is Vdac
9 if vin < Vdac %SAR is updated based on the comparator
10 b(i)=0;
11 %else b(i) stays as 1;
12 end
13
14 end %b stores the digital output
Figure 3.1.1: Matlab Code for an Ideal Successive Approximation ADC
Together this code implements an ideal ADC. When putting an ideal tone into this ADC
it results in the following FFT:
Figure 3.1.2: FFT Response from a Simulated Ideal ADC
This FFT plot shows the ideal result of a 12-bit ADC, proving that the correctness of the
above algorithm. The next section will investigate how to include the non-ideal switching
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behaviour from inside the charge sharing DAC. The resultant FFT should show signs of
distortion. This distortion will be solely caused by switching since, as shown above, the rest
of the code is ideal.
3.2 Analysis of Off-Chip Capacitance and Distortion
There are many ways to implement a charge redistribution DAC. However, to model a DAC
for the purpose of this investigation, the common binary weighted DAC will be used. The
capacitor array to be analysed is shown in Figure 3.2.1 below. All capacitors used in the array
are ideal and have no tolerances associated with them. There will also be no redundancy or
special power saving switching techniques incorporated into the logic. Another assumption
used is that all switching required per iteration occurs instantaneously and at the same time.
These switches are designed for proper settling and have small enough impedance to be
neglected.
Figure 3.2.1: A charge sharing DAC’s binary weighted switch capacitor array
The term Cunit represents the smallest capacitor used in the array; it is also known as
the unit capacitance. All the capacitors within the binary weighted internal DAC are sized
to be multiples of Cunit. The total array capacitance Ca is defined as the sum of all DAC’s
capacitors in a parallel array. It is also the maximum input capacitance seen looking into
the DAC from the input of the reference voltage. Figure 3.2.1 differs from Figure 2.5.2
from Chapter 2 in that the ideal source Vref is replaced by a capacitor, Cref . In this thesis,
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Cref is referred to the reference capacitance since it holds the voltage Vref . It represents
the equivalent circuit representation of the off-chip bypass capacitor and voltage reference
circuit. Both of these components are external to the ADC. The reason why the complex
reference circuit and bypass capacitor is represented by Cref can be found in Section 3.3 of
this chapter. Typically, Cref is significantly larger than Ca.
Ca = Cunit +
N−1∑
i=0
2i · Cunit = 2N · Cunit (3.2.1)
3.2.1 Modelling the Non-Ideal Reference Capacitor
In the successive approximation ADC, the switching sequence is controlled by a binary code
b of length N. The code b can be represented as b1b2b3...bN where bi represents the ith bit in
code. The switch capacitors in the charge redistribution DAC will undergo N switching cycles.
With the first iteration, the most significant bit (MSB) in b will be set to 1. Then the b is
converted into an analog signal through a DAC, and compared to the input signal. Depending
on the comparison, the MSB is left as 1 or returned back to 0 as per a binary search. Now
consider that the only non-ideal component in the model of the successive approximation
ADC is that the reference capacitor, Cref , meaning it has a finite capacitance. Cref stores
Vref , and due to inductance, fast switching speed, and high impedance in the input line, it
will be assumed that Cref will not receive any more charge from an external source until
a sample is converted. Thus, any charge pulled off of Cref will decrease Vref as per the
relationship V = Q
C
.
To model how Vref is affected per iteration of the entire sampling process, the problem
needs to be simplified to promote understanding and aid the analysis. The system can be
redrawn as shown in Figure 3.2.2, which groups all capacitors connected to the reference
voltage and those connected to ground.
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Figure 3.2.2: A simplified circuit representing the DAC’s capacitor array
3.2.2 The Exact Model
The equivalent input capacitance seen by Cref is two capacitors connected in series. The
two capacitors are Ctop and Cbottom, which are known fractions of Ca. Figure 3.2.3 shows the
same circuit with new definitions for the capacitances shown. The new Ceq is now expressed
in a more useful form shown in Equation 3.2.2.
Ceq =
[
1
xCa
+
1
(1− x)Ca
]−1
= x(1− x)Ca (3.2.2)
The new variable x is defined below. It represents the fraction of capacitors turned on as
defined by b. x ranges from 0 to 1 − 1
2N
. With this definition, Figure 3.2.2 can be redrawn
as shown in Figure 3.2.3.
x =
N∑
i=1
bi
2i
(3.2.3)
It is also possible to find the charge held by each capacitor in terms of x, Vref and Ca.
By voltage division of series capacitors:
Vtop = Vref − Vout = (1− x)Vref (3.2.4)
Vbottom = Vout = xVref (3.2.5)
The charge held by a capacitor is its capacitance multiplied by the voltage across it, thus:
Qtop = x(1− x)CaVref (3.2.6)
Qbottom = (1− x)xCaVref (3.2.7)
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Figure 3.2.3: New definitions for the capacitances Ctop and Cbottom
It is important to note that at this point, prior to switching, the charge across both
capacitors are the same.
After the code stored in the SAR is adjusted, switching occurs instantaneously thus
changing the values of the total top and bottom capacitances. Two types of switching occur
per iteration, capacitors will switch from top to bottom and then also from bottom to top.
To model the switching of the capacitors from top to bottom, the variable y is defined. y is
defined similarly to x. It represents the fraction of capacitors moving from top to bottom as
per which bits in b stored in the SAR are changing from 1 to 0. Figure 3.2.4 outlines how
the capacitors are moving. After the y switching event, Vout changes. Let V
′
out be the new
value of Vout. The new voltage and charge is divided as follows:
Vtop = (1− x+ y)Vref = Vref − V ′out (3.2.8)
Vbottom = (x− y)Vref = V ′out (3.2.9)
The charge originally held by the y capacitors are (Vref − V out)yC. When these ca-
pacitors are moved from top to bottom, charge is redistributed and voltages are adjusted.
Normally the reference capacitance Cref is sufficiently large enough to maintain a constant
Vref . However, as Cref becomes comparable to the capacitance in the DAC, Vref decreases
as charge is pulled off from Cref . This is modelled by Equation 3.2.10 below. Note that V
′
out
is the new value of Vout.
Vout
(
(1− x)Ca + (x− y)CaCref
(x− y)Ca + Cref
)
− (Vref − Vout)yCa
= V ′out
(
(x− y)CaCref
(x− y)Ca + Cref + (1− x+ y)Ca
)
(3.2.10)
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(a) Initial (b) After switching
Figure 3.2.4: The y switching sequence
V ′out =
Vout
(
(1− x)Ca + (x−y)CaCref(x−y)Ca+Cref
)
− (Vref − Vout)yCa(
(x−y)CaCref
(x−y)Ca+Cref + (1− x+ y)Ca
) (3.2.11)
∆Vout = Vout − V ′out (3.2.12)
Now that the change in Vout is known, the change in Vref can be found using a simple
voltage divider formed by Cref and (x− y)Ca.
∆Vref,y = ∆Vout
(x− y)Ca
Cref + (x− y)Ca (3.2.13)
From Equation 3.2.13, changes in Vref are dependent on three important factors. Firstly,
there is a clear dependence on the initial state of the capacitor array as defined by x. Secondly,
it depends on the size of the capacitance being switched as defined by y. Thus, the change
in Vref is code dependent, since x and y values are dependent on the digital code being
converted by the DAC. Lastly, there is also a clear dependence on the relative size of Cref to
Ca. Mathematically if the ratio of the capacitances approach infinity, it can be found that
Vref does not change.
The second case to investigate is the switching of capacitors from the bottom array to the
top. Similarly to how y is defined, the variable z is now defined to identify the capacitance
being switched in this case. A similar analysis is done to model how Vref is affected by the
switching. It is assumed that the z switching sequence occurs after the y switching sequence,
so an intermediate x′ is defined to simplify the analysis.
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(a) Initial (b) After switching
Figure 3.2.5: The z switching sequence
x′ = x− y (3.2.14)
Vout = xVref (3.2.15)
(Vref − Vout)
(
(x′Ca +
(1− x′ − z)CaCref
Cref + (1− x′ − z)Ca
)
− VoutzCa
= (V ′ref − V ′out)
(
(x′ + z)Ca +
(1− x′ − z)CaCref
Cref + (1− x′ − z)Ca
)
(3.2.16)
(V ′ref − V ′out) =
[
(Vref − Vout)
(
x′Ca +
(1−x′−z)CaCref
Cref+(1−x′−z)Ca
)− VoutzCa
(x′ + z)Ca +
( (1−x′−z)CaCref
Cref+(1−x′−z)Ca
) ] (3.2.17)
Now that the new voltage between Vref and Vout is known, the change in Vref with reference
to ground must be found. This is done by noticing the voltage division between the series
connection of Cref and (1− x′ − z)Ca. The change in voltage across Cref is also the change
in Vref .
∆Vtop = (Vref − Vout)− (V ′ref − V ′out) (3.2.18)
∆Vref,z = ∆Vtop
(
(1− x′ − z)Ca
Cref + (1− x′ − z)Ca
)
(3.2.19)
Finally, by putting together the change in Vref associated with the y and z switching
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sequences the new Vref can be found.
∆Vref = ∆Vref,y + ∆Vref,z (3.2.20)
Vref,new = Vref −∆Vref (3.2.21)
For each sample, N iterations of the y and z switching events occurs, and Vref is decreased
after each iteration. While one could use the formula above for analysis, a simpler equation
will be derived in the next section.
3.2.3 The Simplified Model
The equations derived above are exact for modelling how the non-ideal switching affects Vref .
However, an intuitive understanding of the switching sequence is lost in the complexity of
the model. In this section, the model will be simplified to allow for better insight into the
relationship between Vref , Cref , Ca, and x, y and z. This model can be simplified using the
approximation that Cref is much larger than the input capacitance of the DAC. With this
assumption, changes to Vref can be determined by fir assuming Vref is constant (Cref = inf).
Then determine how much charge is pulled from Vref after switching. By knowing how much
charge, Q, is pulled off of Cref , the new Vref can be calculated.
In this simplified model uses the approximation that Cref is larger than Ca. This can
be applied to make calculations in voltage division and changes in Vref simpler. The series
capacitance between Vout and ground can thus be simplified as shown below. With this
approximation, Cref can be ignored when calculating ∆Q.
Cseries =
xCaCref
xCa + Cref
≈ xCa (3.2.22)
The new analysis begins the same way, by defining x,y and z to signify the groups of
capacitance in the charge sharing DAC. x is the fraction of capacitors that are turned on
prior to switching.
Vtop = (1− x)Vref (3.2.23)
Vbottom = xVref (3.2.24)
The charge held by a capacitor is its capacitance multiplied by the voltage across it, thus:
Qtop = x(1− x)CaVref (3.2.25)
Qbottom = (1− x)xCaVref (3.2.26)
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Figure 3.2.6: The DAC capacitor array redrawn to simplify analysis
It is important to note that at this point, prior to switching, the charge across both
capacitors are the same.
After the code stored in the SAR is changed, switching occurs instantaneously changing
the values of the two capacitances. Like in the previous model, two separate switching
sequences will occur per switching cycle. When yCa is moved down, the new Vbottom and Vtop
are:
Figure 3.2.7: The y switching sequence for the simplified model
Vtop = (1− x+ y)Vref (3.2.27)
Vbottom = (x− y)Vref (3.2.28)
When comparing Vtop before and after the y switching event, it is evident that the voltage
across the top capacitor has changed.
∆Vtop = final − initial
= (1− x+ y)Vref − (1− x)Vref
= yVref
(3.2.29)
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Since y must be less than or equal to x, there is a charge flow from the reference into the
top capacitor. This charge is given by:
∆Qtop = Ca∆Vtop
= (x− y)Ca · yVref
= (xy − y2)CaVref
(3.2.30)
When looking at the bottom capacitor, there is also a change in voltage. This change in
voltage can also imply a change in Q found above. The bottom capacitor can be used to find
∆Q using a similar, yet more involved, calculation seen in Equations 3.2.28 and 3.2.29. This
calculation, however, would have the exact same result. Doing both calculations is redundant,
thus the simpler calculation shown above is used. Appendix A compares the derivations of
∆Q using the top and then the bottom part of the array, to prove their equivalent result.
The next switching sequence to investigate is when a set of capacitors is moved from
bottom to top. The variable z is defined similarly to y to model the value of capacitance
being switched, which is outlined in Figure 3.2.8.
Figure 3.2.8: The z switching sequence for the simplified model
Vtop = (1− x+ y − z)Vref (3.2.31)
Vbottom = (z − y + z)Vref (3.2.32)
∆Vbottom = (x− y + z)Vref − (x− y)Vref
= zVref
(3.2.33)
This change in voltage will lead to a net charge flow from the bottom capacitance. Like
before, the net charge flow from the top capacitance is not included in the analysis since it
would be doubly counted.
∆Qbottom = Cbottom∆Vbottom
= z(1− x+ y − z)CaVref
(3.2.34)
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Due to the definition of y and z, the sum (1− x + y − z) will always be positive. Thus,
there is a net charge flow from the reference capacitor to the top and bottom capacitances:
∆Qtotal = ∆Qtop + ∆Qbottom
= y(x− y)CaVref + z(1− x+ y − z)CaVref
(3.2.35)
Now that how much charge is pulled off the reference capacitor is known, the new Vref
seen by the charge sharing DAC can be calculated:
Vref,new = Vref − ∆Qtotal
Cref
=
(
1− [y(x− y) + z(1− x+ y − z)] Ca
Cref
)
Vref
(3.2.36)
By this formula, Vrefnew < Vref . This result is simpler and more intuitive than that seen
in Equation 3.2.20.
The largest ∆Qtotal occurs when the largest capacitor representing the MSB is switched
on. This is implies the switching variables will set to x = 0, y = 0, and z = 0.5. Additionally,
if the drop in Vref is greater than 1 LSB then the internal DAC will incorrectly output a
voltage 1 LSB lower than 1
2
VFS. Equation 3.2.36 can be used to investigate the minimum
Ca
Cref
ratio required to ensure that the worst case change if Vref is greater than 1 LSB. A ratio
of Ca
Cref
≈ 976.5× 10−6 will ensure that this error does not occur.
3.2.4 Validating the Simplified Model
In the simplified model, the calculation to find the new Vref after one switching cycle is
far simpler than the more accurate model. The simplicity, however, comes at the cost of
additional error. To determine if the error is negligible, the worst case switching sequence
will be analysed using both models. The worst case sequence occurs when all capacitors are
turned off initially and then a large capacitor is switched on.
x = y = 0
z 6= 0
Vout = 0
(3.2.37)
The algebraic calculations to find the resulting Vref,new using the accurate model is shown
in Appendix B. Equation 3.2.37 shows the final result.
Vref,new = Vref
(
1
1 + z(1− z) Ca
Cref
)
(3.2.38)
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Substituting the variables into the simplified model is a much simpler task. The resulting
Vref is clearly obtained using Equation 3.2.38.
Vref,new = Vref
(
1− z(1− z) Ca
Cref
)
(3.2.39)
The two results are different for each model, though they involve similar terms. To
determine the error between the results in Equations 3.2.37 and 3.2.38, certain assumptions
can be made. Since z < 1 and Ca < Cref , it can be concluded that
(
z(1 − z) Ca
Cref
)  1. To
simplify the analysis, ∆ is defined as follows:
∆ = z(1− z) Ca
Cref
(3.2.40)
This leads to Equations 3.2.37 and 3.2.38 to simplify into:
Vref,new(exact) = Vref
(
1
1 + ∆
)
(3.2.41)
Vref,new(simplified) = Vref
(
1−∆
)
(3.2.42)
Next, Equation 3.2.41 can be multiplied by 1+∆
1+∆
. Then, subtracting this result from
Equation 3.2.40, the error is found.
Error =
∣∣∣∣ −∆21 + ∆2
∣∣∣∣ < |∆2| (3.2.43)
The ∆ can be substituted by
(
z(1−z) Ca
Cref
)
. Additionally, z = 1
2
represents the worst case
switching event. Through simplification, the worst case error is bounded as shown below:
∆2 ≤ (Ca/Cref )
2
16
(3.2.44)
Table 3.2.1 shows how ∆ relates to a percent error in Vref . This calculation is shown in
Equation 3.2.44.
%Error = ∆2 × 100 (3.2.45)
Realistically the change in Vref due to switching must be small enough to ensure at
least 12-bit accuracy in the ADC. This is easily achieved when Cref  Ca. However, Cref
decreases, ∆ increases towards the same order of magnitude as VLSB. If ∆ is in the order of
VLSB, then the error associated with using the simplified model is in the order of V
2
LSB. In
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the case of ∆ = 1LSB, a drop of of 1 LSB in Vref shows an error 5.96× 10−6% error. Using
a Vref value of 1, this implies the error in using the simplified model is 24.4 × 10−3LSB.
Furthermore, earlier in this section a capacitance ratio Ca
Cref
≈ 976.5× 10−6 was found which
ensured the worst case change in Vref to be under 1 LSB. Using this ratio, the error associated
with using the simplified model is bounded by 59.6× 10−9. Using a Vref of 1, this implies an
error of 244×10−5LSB. This error is sufficiently small enough to justify using the simplified
analysis. To express how the error can be considered insignificant, refer to Table 3.2.1.
Table 3.2.1: Error Table
∆ % Error
0.5 25
0.25 6.25
0.1 1
0.05 0.25
0.01 0.01
VLSB =
1
212
5.96× 10−6
The simplified model is a very good approximation of the behaviour of the ADC due to a
non-ideal reference capacitance. This simplified model will be the model used for simulation
and analysis.
The analysis done in this chapter so far has assumed that the voltage reference circuit is
represented by a large capacitor labeled Cref .
3.3 Analysis of The Voltage Reference Circuit
The linearity of the SAR-ADC is highly dependent on the performance of the voltage ref-
erence. The voltage reference circuit used in for this thesis, and for many other SAR-ADC
networks, is the bandgap reference circuit. The issue with this circuit is that it has poor
performance when it is loaded with a high frequency varying load. When the load varies,
perturbations are seen in the reference voltage. To solve this issue a bypass capacitor, or
decoupling capacitor, is connected in parallel with the load which reduce perturbations in the
reference voltage. In this section, the voltage reference and bypass capacitor are analysed.
This is done from the perspective of the reference voltage pin of the ADC looking into the
output of the voltage reference and bypass capacitor circuit.
The bandgap reference circuit is a complex circuit which provides a temperature inde-
pendent voltage while consuming a small amount of power [9]. This circuit will not be fully
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analysed for this thesis, however Figure 3.3.1 shows the functional block diagram of the
reference used in Chapter 4.
Figure 3.3.1: Functional Block Diagram For the AD780 Bandgap Voltage Reference Circuit
[12]
For analysis purposes, the bandgap reference circuit can be replaced by an equivalent
circuit. This equivalent circuit will have an ideal voltage source, and a frequency dependent
impedance. The output of a reference circuit is buffered by an operational amplifier, which
sets the reference circuit’s output impedance. Typically the output impedance nominally
10Ω at a few hundred kHz. The impedance then rises at 6 dB/octave [9]. This impedance
can be modelled by a resistor and inductor connected in series. Figure 3.3.2 shows the typical
response of the output impedance, and the equivalent circuit for the voltage reference.
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Figure 3.3.2: Typical Output Impedance Response for an Output Buffered Reference [9]
When looking into the internal charge sharing DAC, it is clear that it is a transient load
that changes at a very high frequency. The SAR-ADC used in this thesis is a 12 bit ADC
that operates at 3 mega-samples per second. For each sample, the internal DAC switches
the capacitance values a minimum of 12 times. This implies that the frequency at which the
load is changing is atleast 36MHz. This frequency is much greater than a few hundred kHz,
by two orders of magnitude. This implies that the output impedance is also two orders of
magnitude larger, or within the kΩ range.
To reduce the output impedance of the reference circuit, a bypass capacitor is placed at
the output. The impedance of this capacitor is defined by Equation 3.3.1. A typical value
of the bypass capacitor is 10µF . This implies that at the same frequency, the impedance of
the bypass capacitor is approximately 442µΩ, which is significantly smaller than that of the
voltage reference itself. Even at 10nF , the lowest tested reference capacitance, the impedance
of the bypass capacitor is orders of magnitude smaller than that of the output impedance of
the voltage reference circuit. Since the bypass capacitor is placed in parallel to the output
resistance of the reference circuit, the total output resistance is practically equivalent to the
bypass capacitor itself.
Zc =
1
j2piCbypass
(3.3.1)
In its steady state, the bypass capacitor is charged to Vref by the reference circuit. Cor-
respondingly, The output voltage of the total circuit containing the reference and the bypass
capacitor is Vref . Since charge is pulled from the voltage reference every time the capacitive
array switches, it can be looked at as a high frequency varying current. At this high fre-
quency, the impedance of the bypass capacitor is much smaller than the output resistance
of the voltage reference circuit. This is because the majority of the charge, if not all of the
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charge, will be pulled off the reference capacitor as it provides the low impedance path. Con-
sequently, the voltage reference circuit can be considered to be an open circuit for analysis
purposes. Furthermore, the bypass capacitor and voltage reference circuit will be simplified
into a single capacitor, known as the reference capacitor, Cref , which is fully charged to Vref
at the beginning of a switching sequence.
3.4 Modelling the Non-Ideal Behaviour in Matlab
This chapter began with the implementation of an ideal successive approximation ADC in
Matlab model. This model simplified the voltage reference and bypass capacitor into a
single capacitor charged to Vref , which is connected to a binary weighted array of switched
capacitors. These switched capacitors together form the internal charge sharing DAC of the
SAR-ADC. By investigating the switching behaviour of the charge sharing DAC, non-ideal
behaviour of the reference voltage was determined. After the instantaneous switching of
ideal switches rearranged the capacitance array, some charge was lost to ground and some
was pulled from the reference capacitance. By pulling charge from the reference capacitance,
the voltage held was decreased. This reduction in the reference voltage will lead to the output
of the DAC to be lower than the ideal value. Additionally, V ref will change each time the
SAR is adjusted. This means that the error associated with this non-ideal behaviour is code
dependent. This relationship is evident since the new Vref value after switching is a function
of x, y, and z. Below is the code which includes all the non-ideal modelling analysed in this
chapter, which was added to the ideal successive approximation algorithm.
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1 %initialize x, y and z
2 y=0;
3 x=0;
4 for i=1:12
5 %update z to pull−up the next capacitor in sequence
6 z = 1/2ˆi;
7
8 %Vref new after charge sharing between Cr and Capacitive array
9 Vref = (1−(y*(x−y)+z*(1−x+y−z))*Cap/Cr)*Vref;
10
11 Vdac = (x−y+z)*Vref;
12
13 %update x for next iteration
14 x = x−y+z;
15 if vin(r,c) < Vdac
16 b(i) = 0;
17 y = z; % capacitor is returned back down
18 else
19 b(i)=1;
20 y=0; % capacitor remains top
21 end
22
23 end
Figure 3.4.1: Matlab Code for a Non-Ideal Successive Approximation ADC
This model can be used to generate a non-ideal FFT shown in Figure 3.4.2. In this
FFT, distinct harmonics are visible, and the noise floor contains distortion spurs as well as
quantization noise.
Previously in this chapter, calculations were made to approximate the the minimum Ca
Cref
.
However, the validity and accuracy of this finding cannot be justified until it is proven to
predict real-world applications. In order to properly identify what ratio is needed, more data
is needed. This data can be acquired by through simulations based on the analysis done.
However, in order to identify a realistic starting point and practical values for the required
capacitance values, measurements from a real SAR-ADC are needed.
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Figure 3.4.2: Sample FFT Response from a Simulated Non-Ideal ADC
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Chapter 4
Measurements
During the research process, testing on a successive approximation analog to digital converter
(SAR-ADC) was done in parallel with the circuit analysis done in Chapter 3. The analysis was
presented first since it provides valuable context to understand and interpret the measured
results. This chapter will present methodology and the outcomes of lab measurements used
to identify how the bypass capacitor relates to the distortion seen at the output of the SAR-
ADC. To begin this chapter, a quick summary of the equipment used to take measurements
will be provided.
4.1 Test Setup and Equipment
The experiment has been set up as follows. The signal generator is connected to the evalu-
ation board through a low pass filter. The evaluation board is controlled by the evaluation
controller board. The controller board provides the evaluation board with a voltage refer-
ence and clock signal, and measures the output of the AD7276 chip. The controller board
is connected to a PC, which is loaded with software that interprets the digital output. This
software is an application built with NI LabView. It is able to window a set of samples taken
from the evaluation board and output a FFT plot. The software also displays all necessary
measurements. Figure 4.1.1 shows a block diagram of how the apparatus is assembled.
Figure 4.1.1: Block Diagram of Equipment Used For Measurements and Interconnections
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4.1.1 The Successive Approximation ADC
The SAR-ADC used during measurements is the AD7276 by Analog Devices. It has a
resolution of 12 bits, and a maximum throughput rate of 3 MSPS [7]. The AD7276 is a
6-pin integrated circuit. Two pins are dedicated to the power supply (VDD) and ground
(GND). VDD represents the full-scale voltage, and is also used as the reference voltage for
the SAR-ADC’s internal DAC. The third input is used for the input signal (Vin), which is an
analog signal from 0 to VDD. Two inputs are dedicated for the SAR-ADC’s timing controls,
which are the system clock (SCLK) and the chip select signal (CS). Finally, the AD7276 has
one pin dedicated for the digital output (SDATA) [7]. The pin diagram for the AD7276 can
be seen in Figure 4.1.2. The relevant dynamic performance and timing specifications for the
AD7276 can be found in Appendix C [7].
Figure 4.1.2: Pin Diagram For the AD7276 Successive Approximation ADC [7]
4.1.2 The Evaluation Board
The evaluation board is used to evaluate all the features of the AD7276 SAR-ADC. The
evaluation board is the EVAL-AD7276SDZ by Analog Devices. It interfaces the AD7276
IC by providing connections to the VDD, GND, Vin, CS, SCLK and SDATA inputs of the
chip. The interface is designed to provide low-noise, low-distortion, and stable measuring
environment for the SAR-ADC [13]. The evaluation board was designed to allow for either
user provided controls or to use a controller board to control the AD7276. The evaluation
board is used since it is well suited for the task of taking sufficient measurements for the
purposes of this thesis. Refer to Appendix D for further details on the EVAL-AD7276SDZ.
4.1.3 The Controller board
A controller board is used to interface the EVAL-AD7276SDZ to a PC for data collection.
The controller board used is the EVAL-SDP-CB1Z by Analog Devices. It houses a 600 MHz
Blackfin processor, 32 Mb flash memory and SDRAM memory [14]. The controller board
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connects directly to the evaluation board via a 120 pin connector, and to the PC via USB. In
addition to interfacing the evaluation board with the PC, the controller board provides the
evaluation board with VDD, GND, CS and SCLK. This simplifies the process of evaluating
the AD7276 by simply requiring the tester to provide an analog input, Vin, to begin testing.
The controller board then reads the SDATA signal from the AD7276, then feeds the data to
the PC. Software is then used to interpret the data and output relevant information regarding
the signal quality [14]. Refer to Appendix E for further details on the EVAL-SDP-CB1Z.
4.1.4 The Signal Generator
The input signals used for measurements were generated by the Rohde & Shwarz SMA100A
Signal Generator. The SMA100A provides very low phase noise and nonharmonics [15]. How-
ever, this signal generator generates low power harmonics. Though this signal generator can
generate signals of a wide range of frequencies, it was found that the power of the harmonics
was minimized at lower frequencies below 400kHz. Thus, input frequencies within the range
of 200kHz to 350kHz were used. Additionally, a low pass filter was required to further
attenuate these harmonics to reduce interference while measuring the distortion generated
by the AD7276 itself. Refer to Appendix F for further details on the R&S SMA100A Signal
Generator.
4.1.5 The Filter
A low pass filter was used to filter noise and distortion coming from the signal generator.
The low pass filter was designed by KR Electronics. The filtering response can be seen in
Figure 4.1.3 below. This filter was selected because it provided a sharp roll-off after a low
frequency cut-off of 350kHz [16]. The low pass filter connects to the signal generator and
evaluation board via SMA coaxial cables. Refer to Appendix G for further details of KR
2827.
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Figure 4.1.3: Overall Frequency Response of the KR 2827 Low-pass Filter [16]
4.2 Typical Results and Experimental Procedure
In this section, typical measurement results from the AD7276 SAR-ADC evaluation board
will be presented. Figure 4.2.1 and Figure 4.2.2 show the outputs recorded from a single
measurement. Figure 4.2.1 shows the most relevant measurement as it pertains to the dy-
namic testing of the ADC. The figure shows the FFT representation of the measured data.
Additionally under Spectrum Analysis, information of the signal power, harmonics and dy-
namic specifications are shown. Figure 4.2.2 shows a complete summary of the measurements
taken. Firstly the waveform is shown, which at first looks like a white rectangle. However, it
is a compressed sinusoidal signal. It is important to note that the signal does not cover the
full-scale voltage range. This can also be seen from the histogram, as it does not cover the
full range of output codes. Under Data Capture Summary, the Signal to Noise Ratio (SNR),
Total Harmonic Distortion (THD), Signal to Noise and Distortion Ratio (SNDR), and Dy-
namic Range (SFDR) are calculated and displayed. It should be noted that the software
labels SNDR as S/N+D, and that they are equivalent in meaning.
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Figure 4.2.1: Sample Measurement Output Screen 1
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Figure 4.2.2: Sample Measurement Output Screen 2
The controller board is used to control the timing of the evaluation board and the AD7276
SAR-ADC. For all the measurements taken in the experiment, a sampling rate of 2823500
samples per second was used. Though the AD7276 is rated to operate at 3 Mega samples
per second, operating at this speed resulted in errors with the software. Furthermore, 131072
(217) samples were taken per measurement. This allowed for sufficient resolution in the
reconstructed signal, and accuracy in the dynamic measurements.
On the evaluation board, where the AD7276 SAR-ADC is installed, is the bypass capac-
itor. In Chapter 3 it was shown that the bypass capacitor value plays a significant role in
the linearity of the ADC. This bypass capacitor along with the voltage reference circuit are
represented by an equivalent circuit of a single capacitor referred to as the reference capaci-
tor, Cref . In this experiment, the bypass capacitor will be replaced with a variety of different
sized capacitors in order to characterize how the ADC’s distortion relates to Cref .
Measurements seen in Figures 4.2.1 and 4.2.2 were taken each time the reference capacitor
was changed. Figure 4.2.3 shows three FFT plots from a small reference capacitor of 10nF ,
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an in-between sized capacitor of 0.47µF , and a large capacitor of 100µF . The purpose of
this figure is to show how the signal quality changes in the FFT as the reference capacitor
is changed. When looking at how the FFT is changing between the three plots, it is clear
that the signal quality improves as the reference capacitor increases in size. The noise floors
rest between approximately −100dB and −110dB in all three cases. At lower reference
capacitance, spurs caused by distortion are apparent throughout the spectrum. The most
prominent spurs are the first four harmonics. As reference capacitance increases as shown
in Figure 4.2.3b, the smaller spurs begin to decrease in power. This causes the noise floor
to decrease slightly since distortion terms beyond the first four harmonics are considered as
noise. Also, the reduction in these spurs reveals that the first four harmonics remain distinct
and unchanged. At 100µF , or large reference capacitance, the spurs are much smaller such
that the noise floor looks like it has decreased closer to −110dB. The second, third and fourth
harmonic look unchanged, while all other distortion terms are attenuated. This is not close
to an ideal response as shown in Figure 3.1.2 of Chapter 3. However, Figure 4.2.3c represents
the best case response for the AD7276 while within the environment of the evaluation board.
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(a) 10nF Reference Capacitor
(b) 0.47µF Reference Capacitor
(c) 100µF Reference Capacitor
Figure 4.2.3: Three Sample Measured FFT Plots
43
4.2.1 Unexpected Difficulties of Experimentation
Once the equipment had been set-up, the off-chip reference capacitors must be varied and the
ADC’s performance measured. Firstly, the capacitance must be identified on the evaluation
board itself. Going through the schematic, capacitors C33 and C34 connected in parallel
make up Cref as defined in the analysis. The reason why these two capacitors are in parallel
is that C33 is a large electrolytic capacitor, while C34 is a smaller ceramic capacitor. C33
provides a large capacitance, at a lower cost compared to a dielectric capacitor of the same
high capacitance. It is able to hold Vref high, however because of the intrinsic properties of
electrolytic capacitors, it has large equivalent series resistance (ESR) and inductance (ESL).
This implies that the electrolytic capacitor is not suitable for decoupling purposes by itself.
The smaller ceramic capacitor has a significantly lower ESR and ESL. However, the smaller
ceramic capacitor cannot hold enough charge required to maintain the reference voltage.
Thus by putting them in parallel, the design allows the large capacitor to function as a large
capacitance bank for long term use, and the small capacitor provides a small amount of
capacitance quickly for instantaneous switching.
The costs associated with using large ceramic capacitors are small when they are not
considered for mass production. Thus both C33 and C34 will be replaced by a single ceramic
capacitor. This larger ceramic capacitor, Cref can hold the required charge to hold Vref
without the instantaneous drops in voltage due to high ESR. Cref will be varied and the
performance of the ADC will be measured using the previously described apparatus. The
capacitors used in the experiment are shown in in Table 4.2.1. These capacitors are all the
same package size. They are manually soldered on the C33 pads. For each capacitor used, a
set of measurement results were recorded through the controller board’s software.
Table 4.2.1: Capacitors Used to Vary Reference Capacitance
10nF 22nF 47nF
0.1µF 0.22µF 0.47µF
1µF 2.2µF 4.7µF
10µF 22µF 47µF
100µF Open Circuit
In addition to taking measurements for each of the reference capacitors, four different
input frequencies were used. This was done to determine if there existed a relationship
between input frequency and the ADC’s output distortion. The four frequencies used in the
experiment are shown in Table 4.2.2. They are approximated to 207kHz, 244kHz, 285kHz,
and 327kHz. These frequencies were chosen since the distortion from the signal generator
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was minimized at frequencies less than approximately 400kHz. This was found by scanning
frequencies and measuring the distortion via the AD7276 evaluation board. At this point,
the low pass filter was chosen to further improve the distortion, with a cut-off frequency
close to the input frequencies chosen. The goal was to choose frequencies approximately
40kHz apart. Additionally the frequencies were chosen according to Equation 4.2.1, such
that the frequency fits in a FFT bin and does not spread across the spectrum. Fin is the
input frequency, N is a prime number, L is the number of samples, and Fs is the sampling
rate.
Fin =
N
L
Fs (4.2.1)
Table 4.2.2: Table of Input Frequencies, Input and Output Ranges using a 9dBm Input
Frequency (Hz) Amplitude (Vpk−pk) Output Spread (codes)
207725.605 1.356 2223
244561.733 1.327 2175
284973.766 1.312 2151
326850.628 1.264 2072
Two amplitudes were also used to investigate if the input signal’s amplitude relates to
distortion seen at the ADC’s output. Only two signal powers were used, 9dBm and 11dBm.
This equates to approximately 1.35Vpk−pk and 1.7Vpk−pk at the input of the ADC, and a
spread of 2250 codes and 2835 codes. These amplitudes were chosen because as the amplitude
increased, distortion from the signal generator increased as well. For this reason, a full-scale
input could not be used. Additionally if the signal power is too low, the output spread would
also decrease. If the spread is too low then conclusions about the distortion may be deemed
inconclusive.
An unintended result of varying frequencies is that the amplitude measured at the input
pin of the AD7276 board changed. The variation in amplitude may be due to internal filtering
that exists within the signal path between the coaxial input and the input of the AD7276 chip.
Table 4.2.2 shows the corresponding amplitude for each frequency used. Though unintended,
one benefit of this is that the relationship between amplitude and distortion can be seen
without varying the amplitude on the signal generator itself. As previously discussed, the
output distortion of the signal generator was proportional to the signal’s amplitude. Thus, by
keeping the amplitude set on the signal generator constant, the distortion due to the signal
generator also remained constant.
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In the first part of the next section, only one data generated using the 9dBm input will
be considered. The four frequencies and the 14 reference capacitors create 56 points. Using
these 56 measurements, characteristic plots for SNDR, SNR, THD, and SFDR are created
comparing the dynamic measurements to reference capacitance.
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4.3 SNR, SNDR, THD, and SFDR vs Reference Ca-
pacitance
This section shows data showing the relation between different dynamic specifications and a
varying bypass capacitor, or reference capacitance. These plots all show a similar indication
of distortion growing as the reference capacitance decreases. These results are repeatable,
and have been tested using several different boards.
The Measured SNDR Characteristic
The first plot to be investigated is shown in Figure 4.3.1, which shows the relationship
between reference capacitance and SNDR. The SNDR represents the ratio of signal power
to the combined total noise and distortion power. There are four separate curves in this
figure, one for each of the input frequencies used. The first characteristic of the plot that
should be noted is the constant separation between these four curves. This separation can
be explained by the decrease in signal power as shown in Table 4.2.2. Additionally, it could
imply a constant variation due to the change in input frequencies.
The general shape of the curve shows an S-shaped characteristic. This shape will be
seen again in future plots. The noise and distortion are saturated at high capacitance and
also at low reference capacitance. An exponential increase in distortion between 10nF and
1µF connects these saturation levels. From the plot, it can be seen that increasing the
reference capacitance greater than approximately 1µF will not result in any improvement to
the SNDR.
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Figure 4.3.1: Measured SNDR versus Reference Capacitance
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The Measured SNR Characteristic
The SNR plot ignores the first five harmonics and compares all other terms to the signal.
This includes all the noise power, but also distortion terms beyond the sixth harmonic,
which are aliased back into the spectrum. When looking at Figure 4.3.2, the SNR shows the
same S characteristic curve, similar to SNDR plot. The noise power and smaller harmonics
are saturated at higher and lower reference capacitance, and rise exponentially in between
these two levels. SNR shows significantly less separation between the four curves. This
implies that the first five harmonics show a dependence on the signal amplitude and/or
frequency. However, the noise and distortion terms included in the SNR calculation do not
vary significantly with the signal’s amplitude or frequency. This can be seen further in Figure
4.3.3, which shows the THD versus reference capacitance.
Figure 4.3.2: Measured SNR versus Reference Capacitance
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The Measured THD Characteristic
The THD calculation includes the first 5 harmonics, as all other distortion terms are grouped
together as noise. The THD is relatively constant as reference capacitance changes. This
explains why the SNDR shows a constant separation between the four curves while the
SNR plot does not. Additionally, this result shows that the first 5 harmonics are relatively
independent of the reference capacitance. At high reference capacitance, the distortion curves
are separated by approximately 20 dB each. Approximately every 40kHz increase in input
frequency results in a 20dB increase in THD. Alternatively, this could also imply that as
amplitude decreases the distortion increases. At this point, it is uncertain whether the
relationship is dependent on frequency, amplitude, or both.
Figure 4.3.3: Measured THD versus Reference Capacitance
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The Measured SFDR Characteristic
Figure 4.3.4 shows that the SFDR characteristic curves, across all four frequencies, are ap-
proximately the same. Thus the response is independent of frequency and amplitude. The
relationship between the largest spur and the signal power is very dependent on reference ca-
pacitance, as it has the same characteristic S-shaped curve seen in the SNDR and SNR plots.
It is expected that the largest spurs will be identified as a harmonic distortion term. How-
ever, since the THD relationship is relatively constant with varying reference capacitance,
the S-shaped relationship between SFDR and reference capacitance cannot be explained.
When looking at Figure 4.2.3, it can be seen that an additional spur near 1.23MHz exists,
which is larger than the third harmonic. Because it is the largest distortion spur, it limits
in the SFDR. This spur decreases as reference capacitance increases, and is not one of the
harmonics included in the THD calculation. This is why the SFDR curve shows the S-shaped
characteristic while the THD curve does not.
Figure 4.3.4: Measured SFDR versus Reference Capacitance
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4.3.1 Comparing Different Input Voltage Levels
At the beginning of this section, it was discussed that two amplitudes were tested; one being
9dBm and the other 11dBm. In this part of the section we will look at the same SNDR, SNR,
THD, and SFDR plots comparing the measurements of the two input amplitudes. Figure
4.3.5 shows the relationship between SNDR and reference capacitance. SNDR between both
measurements are approximately the same. The trial with lower amplitude shows slightly
better SNDR, especially between 10nf and 1µF .
Figure 4.3.5: Measured SNDR versus Reference Capacitance for 9dBM and 11dBm Signals
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Figure 4.3.6 shows the SNR characteristic curve. This curve shows that the larger am-
plitude has a better SNR ratio. This is because the noise floor remains relatively constant
between the two measurement trials, thus higher signal power would improve the SNR. At
capacitances under 1µF , the distortion terms beyond the fifth harmonic begin to grow ex-
ponentially. Since they counted as noise terms, the SNR characteristic shows the expected
S-shape. Since the harmonics are proportional to signal power, the SNR of the two curves
begin to converge at lower capacitances.
Figure 4.3.6: Measured SNR versus Reference Capacitance for 9dBM and 11dBm Signals
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Figure 4.3.7 shows that the two THD curves are on two distinct levels. Both remain
relatively constant across the reference capacitance range. This shows that although the first
few harmonics are independent of reference capacitance, they are dependent on the amplitude
of the signal. This separation does not coincide with the implications of Figure 4.3.3, which
shows an inverse relationship between amplitude and THD. As previously discussed, it was
known that a higher amplitude input signal set directly on the signal generator led to a higher
distortion. However, when the distortion of the signal generator is held constant, decreasing
the signal amplitude through filtering causes another source of distortion to increase in power.
These distortion terms are mainly limited to the first four harmonics.
Figure 4.3.7: Measured THD versus Reference Capacitance for 9dBM and 11dBm Signals
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Figure 4.3.8 shows that smaller amplitudes will achieve better SFDR. This indicates
that although the signal power is lower, the power in the largest harmonic spur decreases
even more; which leads to an improvement in SFDR. This finding does not match up with
the results illustrated in Figure 4.3.4, which shows the SFDR relationship using constant
amplitude set on the signal generator. However, in this case, the change in SFDR implies
that the additional distortion power that causes the curves to separate originates from the
signal generator itself.
Figure 4.3.8: Measured SFDR versus Reference Capacitance for 9dBM and 11dBm Signals
The measured results presented in this chapter show how the performance of a real ADC
varies with different bypass capacitors, or reference capacitances. In the analysis presented in
Chapter 3, the bypass capacitor, voltage reference circuit and internal DAC are investigated.
However, the analysis ends with a single switching cycle. One measurement taken with con-
troller board contains 217 samples. This implies that the AD7276 completed approximately
220 switching sequences per measurement taken. Thus, it would be too time consuming to
complete analytic results to compare with the measured results. Instead, the analysis is used
to generate a model programmed in Matlab to generate simulated results. These simulated
results are presented and compared to the measured results in the next chapter.
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Chapter 5
Simulations
Based on the analysis done in Chapter 3, a model written in Matlab was created. Simulations
were conducted using this model to recreate the results seen in the experimental results. The
complete code can be found in Appendix H. The AD7276 is a real Successive Approximation
ADC (SAR-ADC) with many practical limitations. These limitations include noise, parasitic
capacitance, INL and DNL errors, all of which affect the ADC’s performance. Since the
magnitude of their effect on the performance is unknown to the user, they were not originally
considered in the when simulating the simulated sinusoidal signal and the model. Once
the ideal simulations were used to generate results, these limitations were identified through
comparing the simulations to the measured results.
5.1 Creating a Practical Model
Though the analysis describes how the model should behave, to generate comparable sim-
ulated results to the experimental results some additional features were added. Firstly,
additional white noise was added to the signal input and output such that the noise floor
was at the same level as seen in measurements. Secondly, a parasitic capacitance was added
in parallel to the reference capacitor. This was required to shape the response such that the
distortion would saturate as capacitance decreases. Without this parasitic capacitor, the dis-
tortion would continue to increase in power indefinitely. These added non-ideal components
make the simulated model more complete, making it generate realistic, practical results.
Additionally this shapes the curve without the need for adding additional distortion terms.
Figure 5.1.1 shows a comparison of a SNDR characteristic curve of an ideally realized model
to that of the practical results.
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Figure 5.1.1: Simulated SNDR using an Incomplete Simulated Model (Black) versus Mea-
sured Results (Grey)
Key factors must be added to the model such that the results coincide with the measured
results. Some of which would be noise, parasitic capacitance, and charge restoration of Cref .
The noise level for an ideal 12-bit SAR-ADC is derived from Equation 5.1.1 to be at -122dB.
It should be noted that N is the resolution of the ADC, and M is the number of bins in the
FFT. The Measured results show a noise floor near -100dB, so white noise was added to the
input and output sinusoidal signal to model the added noise of the circuit.
NoiseF loor = 6.02N + 1.76dB + 10log(M/2) (5.1.1)
The AD7276 includes a non-ideal charge redistribution DAC. However, there is no indi-
cation of how the internal circuitry is actually implemented. For the purpose of modelling
the DAC, many assumptions are made that are incorrect and do not reflect the actual circuit
inside. This is done to isolate the non-ideal behaviour being investigated from other circuit
dependent issues, and also keep the model simple. In the simulated model, an ideal binary
weighted charge sharing DAC was used. Additionally, many assumptions and approxima-
tions were made concerning the unit capacitance value for the switched-capacitor array, and
the parasitic capacitance previously described. The unit capacitance defines the value for the
array capacitance, Ca. Equation 5.1.2 governs how Vref changes, thus by manipulating the
ratio Ca
Cref
and the parasitic capacitance, the simulated characteristic curve can be shaped.
It should be noted that the absolute values of the Ca, Cref and the parasitic capacitance
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(Cp) values used for the model are not approximations of the actual values of capacitances
in the real ADC. These values were determined for the sole purpose of curve fitting. The
analysis done in Chapter 3 shows that the reference errors were proportional to the ratio of
the capacitances, not the values of the individual capacitances themselves. Thus, what can
be said is that the ratio Ca
Cref+Cp
is approximately ≈ 976.5× 10−6.
Vref,new =
(
1− [y(x− y) + z(1− x+ y − z)] Ca
Cref
)
Vref (5.1.2)
Another assumption being made is how Vref is restored once charge is pulled off of Cref .
Vref is decreasing during each switching sequence, however this cannot continue indefinitely.
Charge must be pulled from the voltage reference circuit to ensure long-term stability. Many
mechanisms were investigated for applicability in the simulated model. Because the purpose
of the simulated model is to maintain simplicity in the analysis, only linear and first-order
systems were investigated. In one attempt, a constant current source was used to restore
Vref . Another attempt involved using a RC first order charge restoring system, where the
time to charge the reference capacitor is governed by the RC time constant. These non-ideal
charge restorers create a correlation between sampling frequency and the distortion. If there
is not enough time for the charge to be restored, then distortion seen at the output should
increase as the sampling frequency increases. According to the AD7276 timing analysis,
between each sample exist empty clock cycles. This would theoretically allow enough time
for Vref to be restored between samples. Furthermore, using charge restoring mechanisms
such as the RC system, or simply adding charge proportionally to the difference between Vref
and the ideal supply, implies that the reference performs worse, or slower, at higher reference
capacitance. According to the measurements, this phenomena is not seen, which implies that
sufficient charge is added in between samples to allow Vref to be fully restored. Lastly, since
the sampling rate is held constant in this analysis, within a single sample the associated error
is relatively constant for each measurement and simulation results. Through simulation, it
has been verified that each of the charge restoring mechanisms tested do not show significant
differences in their outputs. Thus, to maintain simplicity in the simulation, Vref is simply
restored back to its original value after each sample.
Specifically for the dynamic testing section of this chapter, four different inputs were used.
The frequencies and amplitudes of these ideal sinusoidal inputs are the same as those shown
in Table 4.2.2. Additionally, the same sampling rate of 20280590 samples per second and 217
samples taken per FFT were used. This was done to provide comparable plots to those seen
in Chapter 4.
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5.2 Dynamic Testing
Dynamic testing is used to quantify the distortion seen at the output of the simulated ADC
when it is fed an ideal sinusoidal signal. The dynamic specifications taken from the simu-
lations are defined such that they are comparable to the measurements taken in Chapter 4.
The dynamic measurements begin with creating of a single tone FFT from the digital output
of the simulated ADC.
5.2.1 Simulated FFT Plots
Once the simulated non-ideal ADC provides a digital output, this digital output is ideally
converted back into an analog signal. This analog signal is processed using a Fast Fourier
Transform (FFT) algorithm to view it in the frequency domain. Figure 5.2.1 shows three
FFT plots set up to match Figure 4.2.3. Similarly to that of the measured results, with the
10nF FFT harmonic distortion spurs appear throughout the spectrum. When looking at the
0.47µF , we begin to see the first four major harmonics distinctly over the attenuated lesser
spurs. Unlike in the measured results, the FFT generated from using a 100µF reference
capacitor shows no significant distortion terms, and is practically ideal. This is because
the only source of distortion in the simulated model is from the non-ideal switching and
reference capacitor. Thus, the large harmonics seen previously in the measured results are
actually generated by other distortion sources. These sources may be part of the signal path
within the evaluation board, the power supply coming from the controller board, or caused
by the signal generator itself. Additionally, if the AD7276 contains INL and DNL errors due
to a practical internal DAC structure, this would not be modelled by the ideal simulated
DAC. The reason why the Figure 5.2.1a and 5.2.1b match the measured results is because
the distortion was shaped to do so by selecting Ca, noise and parasitic capacitance values
to do so. Hence, in simulations the distortion caused by the switching was exaggerated to
compensate for the external distortion sources, which were not modelled.
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(a) 10nF Reference Capacitor
(b) 0.47µF Reference Capacitor
(c) 100µF Reference Capacitor
Figure 5.2.1: Three Sample Measured FFT Plots
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5.2.2 Calculating Dynamic Specifications
To have comparable results to that of those seen in Chapter 4, the specifications calculated for
the simulations must be calculated the same way the evaluation software did for the measured
results. These calculations are based on Analog Devices’ definitions [17]. In particular, the
specifications being calculate are the SNDR, SNR, THD and SFDR.
The Signal to Noise and Distortion Ratio (SNDR) is the ratio of the signal power to the
root-sum-square of all the harmonic and noise components.
1 %SNDR
2 %h(1) is the bin where the input signal is stored
3 %data is the fft information stored in an array
4
5 Signal = 20*log10(data1(h(1)));
6 data1(h(1)) = 0; %removes the signal power from the fft data
7
8 %subtracts the Signal power from the root−sum−square of all other bins
9 SNDR = Signal − 20*log10( sqrt ( sum(data1.ˆ2))) ;
Figure 5.2.2: Matlab Code to Calculate SNDR
The Total Harmonic Distortion (THD) is the root-sum-square of the first five harmonics.
The code to find which bin the harmonics are stored in can be found in Appendix J.
1 %THD
2 % h is an array that stores the bins where the harmonics are stored
3 % for example, h(2) stores the second harmonic
4
5 total = 0
6
7 %Sum the squared power of the first five harmonics
8 for i=2:6
9 total = (data(h(i)))ˆ2 + total;
10 end
11 % square root the sum and convert it to decibels
12 THD = 20*log10( sqrt(total harmonics));
Figure 5.2.3: Matlab Code to Calculate THD
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The Signal to Noise Ratio (SNR) is the ratio of the signal power to the root-sum-square of
the noise components, excluding the significant harmonics considered in the THD calculation.
1 %SNR
2 Signal = 20*log10(data1(h(1)));
3
4 %Remove the signal and first 5 harmonics from the fft array
5 for i=1:6
6 data1(h(i)) = 0;
7 end
8
9 %subtracts the Signal power from the root−sum−square of all other bins
10 SNR = Signal − 20*log10( sqrt ( sum(data1.ˆ2)))
Figure 5.2.4: Matlab Code to Calculate SNR
Finally the Spurious Free Dynamic Range (SFDR) is the ratio of the signal power and
the next largest spur in the FFT plot.
1 %SFDR
2
3 Signal = 20*log10(data1(h(1)));
4 data1(h(1)) = 0; %removes the signal power from the fft data
5
6 [worst spur, tmp] = max(data1(:)); %Finds the magnitude of the worst spur
7 SFDR = dB data(fa) − 20*log10(worst spur);
Figure 5.2.5: Matlab Code to Calculate SFDR
Using the definitions of the dynamic specifications provided by Analog Devices, the mea-
sured and simulated results can be compared fairly.
5.2.3 Simulated SNR , SNDR, THD, and SFDR vs Capacitance
The data presented in this section of the chapter should be compared to section 4.3. The
purpose of generating simulated plots is to demonstrate that the simulated model correctly
describes the distortion behaviour seen in the characteristic curves taken from measurements.
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The Simulated SNDR Characteristic
Figure 5.2.6 shows the simulated SNDR versus reference capacitance plot. Similar to the
measured results, the curve shows the characteristic S-shape with the SNDR saturating at
around 66 dB for high capacitance and around 55 dB for low capacitance. Additionally, the
SNDR rises exponentially between 10nF and 1µF . The higher corner point, or inflection
point, on the curve emerges from Equation 5.1.2. While Cref is sufficiently larger than Ca,
the change in Vref is too small to affect the ADC’s linearity. As Cref decreases, the change
in Vref approaches VLSB, which causes the SNDR to deteriorate. VLSB is defined in Equation
2.2.2. If the error in Vref approaches VLSB, the SAR-ADC will incorrectly resolve an output
code. As discussed earlier, the second lower corner of the characteristic S-shape where the
SNDR saturates at lower capacitance comes from the parasitic capacitance added into the
model. The saturation levels and corner points were manipulated by selecting Ca and the
parasitic capacitance values such that the results specifically match those from the AD7276.
This is true in the analysis of the other simulated results discussed in this section.
It should be noted that the simulated values for Ca and parasitic capacitance do not
accurately describe the capacitances within the AD7276 and evaluation board. The values
were selected for curve fitting purposes using the assumptions in the ADC’s architecture.
However, the ratio Ca
Cref
is relevant since it determines the amount of distortion, or error.
Refer to Section 5.3 for further information on the verification of the simulated model.
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Figure 5.2.6: Simulated SNDR vs Reference Capacitance
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The Simulated SNR Characteristic
The SNR relationship, seen in Figure 5.2.7, also has the characteristic S-shape. This implies
that the noise level is dependent on the reference capacitance value. This result, however,
is misleading. The simulated model of the ADC does not include modelled noise sources
in the design, since the components within the model are ideal. Though the SNR begins
to deteriorate at lower capacitance, the actual noise floor does not change, as it is defined
by the added white noise. The distortion caused by perturbations in the reference voltage
increases at lower capacitance as defined by Equation 5.1.2. As seen in Figure 5.2.1, these non-
ideal perturbations cause distortions that spread throughout the frequency spectrum. In the
algorithm to define SNR, only the first few harmonics are omitted, however the simulation
adds all other harmonic tones. These tones continue to alias, filling the FFT. The SNR
algorithm does not differentiate between these distortion terms and noise. Since all the
distortion is correlated with Cref , the SNR plot shares the same characteristic S-shape as the
SNDR plot.
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Figure 5.2.7: Simulated SNR vs Reference Capacitance
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The Simulated THD Characteristic
Figure 5.2.8 shows the THD versus reference capacitance characteristics. As mentioned
earlier, the distortion power increases exponentially with decreasing capacitance. The reason
why the THD saturates at low capacitance is due to the parasitic capacitance added into the
ADC’s simulation model. If this parasitic capacitor was not in the model, the THD would
not saturate and continue to increase in magnitude. At high capacitance the THD continues
to decrease exponentially until it saturates at around -100dB. This is the point at which the
harmonic distortion power is lower than the noise power. Since the noise is random, the THD
curve is not smooth in this area of the graph.
The simulated THD graph does not match with Figure 4.3.3 of the measured results.
The reason being that the distortion within simulations only originates from the non-ideal
switching and reference capacitor. The distortion from this source follows the curve shown
in Figure 5.2.8. This THD curve coincides with the S-shaped characteristic curves of the
SNDR and SNR plots. The measured results show a relatively constant THD curve, which
implies the harmonic distortion is independent of the reference capacitor. This is because
external distortion sources have hidden the distortion caused by the switching, as discussed
in the previous Section 5.2.1.
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Figure 5.2.8: Simulated THD vs Reference Capacitance
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The Simulated SFDR Characteristic
The SFDR plot is shown in Figure 5.2.9. As previously defined, the SFDR is the difference
between the signal power and the largest spur. In the simulations, the largest spur is always
the second harmonic. This is one occasion where the simulated plot does not compare with
the measured plots. In measurements the SFDR was limited by a distortion spur near the
fifth harmonic. That being said, since the second harmonic spur is coherent with THD, the
SFDR plot shows what looks like an inverted THD curve.
The simulated SFDR illustrates a much better response compared to the measured SFDR
plot due to the fact that at large reference capacitance, the output signal is almost ideal.
However, the measured results still contain harmonics independent of Cref within the spec-
trum which can be seen in Figure 4.3.3. These independent harmonics were not added to the
simulation since it would hide the distortion the thesis is primarily concerned with.
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Figure 5.2.9: Simulated SFDR vs Reference Capacitance
5.3 Time-Domain Error Analysis
The distortion seen in the FFT plots originates from errors generated during quantization.
Comparing the errors generated through simulation to those measured through experimen-
tation will add an additional degree of validity to the simulated model. The simulation of
the modelled ADC begins with feeding an ideal sinusoidal signal into the input, just as a
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sinusoidal signal was used as an input for the lab measurements. The simulated sinusoidal in-
put is divided into the same number of samples used for measurements; approximately three
million samples. Each sample is individually quantized to create a digital output. Then,
the binary output is digitally converted into decimal and scaled to recreate the input signal.
The difference, however, is that the output signal now includes the quantization noise and
distortion added during the quantization process.
By subtracting the ideal input signal from the reconstructed output signal, the absolute
error can be calculated. This error is viewed in the time domain. A similar error calculation
can be done with the measured results. By comparing the measured error with the simulated
error, the validity of the simulated model is checked. In Figure 5.3.1 below, we see the
comparison of the worst case errors due to using a small reference capacitance. In this figure,
the bottom signal represents the ideal sinusoidal output used as context for the error lines.
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Figure 5.3.1: Time Domain Comparison of Measured and Simulated Errors using a 10nF
Reference Capacitor
It is important to note that the switching sequence and array structure of the AD7276
SAR-ADC used in measurements is not the same as what is used in the simulated model. The
simulated model uses a basic binary weighted array with a standard successive-approximation
algorithm. Because of these simplifications, the values for the unit and parasitic capacitances
do not correctly reflect the actual internal values within the actual AD7276 chip. However,
since the values of Cref used in the simulated model and in the experiment are the same and
because the errors from measurements and simulation are similarly bounded, the simulated
ratio Ca
Cref
is comparable to the ratio of the real components. It is noted that the shape of the
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errors do not match because the switching sequence and array architecture do not match.
Figure 5.3.2 displays the error using a large reference capacitor. This compares the best
case errors for the simulated and measured results. The simulated error is significantly smaller
than the measured error. This is expected since it is presumed that there are harmonics from
other distortion sources. This external distortion source is not modelled in the simulation.
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Figure 5.3.2: Time Domain Comparison of Measured and Simulated Errors using 100µF
Reference Capacitor
5.4 Static Testing
Static testing is done by putting a high resolution ramp as the input to the simulated ADC.
Since the data being tested comes from a simulated model there are no offset or gain errors.
The relevant specifications calculated are the linearity errors, namely differential non-linearity
(DNL) and integral non-linearity (INL). Due to limitations in the measurement process, the
INL and DNL readings were not taken from the AD7276 development board. One such
limitation is that due to attenuation along the signal path, an undistorted full-scale signal
could not be applied at the input of the ADC. Thus, there is no comparison between the
measured and simulated results in this case. However, because the simulated model is based
on an architecture and switching sequence that does not match the AD7276, it would be
difficult to draw any relevant conclusions from such a comparison.
The DNL is found by putting an ideal ramp through the ADC. The resolution of the ramp
is 100 times the resolution of the ADC. Ideally, the output of the ADC should show each
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code 100 times. Due to linearity issues, the codes will show a variation in their count. The
DNL of that code is the measured count minus the ideal count. Once the DNL is calculated,
the INL can be easily calculated. The INL is simply the rolling sum of the DNL [4].
The INL and DNL plots can be used to gain insight to the simulated model’s performance
and to verify the dynamic testing results. Figure 5.4.1 shows the DNL and INL plots for a
small reference capacitor, a large reference capacitor and an intermediate reference capacitor.
It is seen that at low capacitance, the nonlinearity is significantly high, with a maximum INL
of 10 LSB. When looking at the 1µF reference capacitor plot, it is seen that the shape of
the DNL and INL plots remain the same. However, the magnitude of the errors decreases
significantly. This continues as the reference capacitance increases until the nonlinearity
effectively disappears, as shown in Figure 5.4.1c. Additionally, An INL of 1 LSB is achieved
using a 1.3µF reference capacitor.
One characteristic from these plots is that smaller codes, on average, have lower DNL
than the higher codes. When looking at the dynamic specification plots, such as SNDR,
there is a small separation between the four inputs tested. The reason of this separation can
be explained by the slight variations in amplitude of the four inputs. The signals with higher
amplitude invite higher distortion into the signal. This also can be used to verify that in
simulation, the difference in distortion level across the four inputs is amplitude dependent
and not frequency dependent.
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(a) 10nF Reference Capacitor
(b) 0.47µF Reference Capacitor
(c) 100µF Reference Capacitor
Figure 5.4.1: Three Simulated INL and DNL plots
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The worst case INL is a good measure of an ADC’s distortion. Figure 5.4.2 shows how
the worst case INL relates to reference capacitance. Though it does not provide as much
information as a full INL plot, as seen in Figure 5.4.1, it provides ample information regarding
the worst errors due to distortion. The INL curve is very similar to the THD characteristic
as it shows a rapid increase in distortion near the 1µF reference capacitance mark.
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Figure 5.4.2: Simulated THD vs Reference Capacitance
Another indication of distortion in static testing is the existence of a missing code. A
worst case DNL of -1 LSB or lower implies that there is atleast one missing code. A missing
code is a code within the digital output range that cannot be outputted by the ADC for any
analog input. This is a form of distortion since the occurrence of the missing code is not
random. Furthermore, Figure 5.4.3 shows how the worst-case DNL changes with regards to
reference capacitance. Additionally, the DNL never drops below the -1 LSB threshold.
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Figure 5.4.3: Simulated THD vs Reference Capacitance
In simulation, the INL curve crosses the threshold at a reference capacitance of 1.6µF .
The INL then increases quickly as the reference capacitance decreases, keeping in mind that
the x-axis shown in Figure 5.4.2 is logarithmic. The DNL curve shows the DNL reaching -1
LSB at approximately 1µF .
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Chapter 6
Conclusion and Discussion
This thesis investigated distortion generated within the Successive Approximation ADC
(SAR-ADC) due to a non-ideal voltage reference. The source of distortion was found to
stem from the interaction between the analog circuit within the SAR-ADC, the internal dig-
ital to analog converter (DAC), the voltage reference circuit and the bypass capacitor used
for decoupling their connection. Through circuit analysis, the distortion due to a non-ideal
voltage reference was found to be proportional to the ratio of the capacitance of the internal
DAC to the capacitance of bypass capacitor. This analysis was tested through lab mea-
surements, where the bypass capacitor was varied and different distortion specifications were
measured. The characteristics generated through the measured results reinforce the findings
found through analysis. A simulated model based on the analysis done in this thesis was
created. This simulated model was used to generate characteristics that matched those of
the measured results. This further verifies that the simulations, and the analysis, correctly
model the behaviour of the real circuit.
A practical SAR-ADC used today include a robust bypass capacitor, which has been found
to be excessive. The stock bypass capacitor for the AD7276 evaluation board is 10.1µF , and
can be higher in other SAR-ADC systems. Through measurements it is seen that a reference
capacitor, or bypass capacitor, of 1µF can be used without a significant loss in performance.
This is the minimum reference capacitance before the distortion begins to grow exponentially.
Thus, by making the capacitor one order of magnitude smaller, the SNDR will still remain
maximized and the effective number of bits will remain the expected value. By reducing
the reference capacitor size, a designer can see cost and space savings regarding the usage of
the SAR-ADC. Furthermore when looking at a fully integrated circuit solution, an order of
magnitude reduction in capacitance will lead to an order of magnitude savings in die area.
To verify these findings, a generalized model of the bypass capacitor and the SAR-ADC’s
internal DAC was examined.
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The simulated model was based on a simplified SAR-ADC architecture and switching
sequence whose non-ideal switching causes charge to be pulled off of the reference capacitor.
As charge is pulled off the reference capacitor at N times the sampling rate of the ADC,
perturbations in the reference voltage lead to distortion at the output of the ADC. The
final conclusion of the analysis can be seen in Equation 6.0.1. Based on this theoretical
model, simulated characteristic curves were created to compare with the measured results.
From the simulations, we see that a reference capacitance of approximately 1.6µF allows for
an INL error of 1 LSB. From the dynamic testing plots, it can be approximated that 1µF
capacitance will not significantly lead to a drop in SNDR compared to a larger capacitor.
This result matches that of the measured results. Though the simulated model was designed
to match the specific case of the AD7276, the importance of the model is that the ratio of
Ca
Cref
can be modified to match other SAR-ADCs. It should be noted that if the internal
array capacitance is known and the parasitic capacitance measured, the designer can size the
reference capacitance according to the analysis outlined in this paper.
Vref,new =
(
1− [y(x− y) + z(1− x+ y − z)] Ca
Cref
)
Vref (6.0.1)
In reality the AD7276 switching sequence is not the simplified algorithm presented in
Chapter 3, nor is the the internal DAC a binary weighted capacitive array. However, the
simulation results show a magnitude of error in the output comparable to, and in the same
order of magnitude, the measured error. The main difference between the simulated and
measured results is that the measured results include additional external sources of distortion.
Thus the charge being pulled off of Vref cannot be assumed to be in the same magnitude.
This implies that the distortion viewed in the simulated plots has been over-compensated to
match the multiple distortion sources seen in the measured results. Because of this, the THD
curves between the two systems do not match. However, it is expected that the distortion
caused by the non-ideal switching and bypass capacitor follows Figure 5.2.8. Though the
distortion is hidden by harmonics originating outside of the ADC, the smaller distortion
terms react similarly to changes in reference capacitance. This can be seen by viewing the
change in the smaller distortion spurs in Figures 4.2.3 and 5.2.1. Because of this, the shape
of the SNDR, SNR, and SFDR curves show the S shaped characteristic in both the measured
and simulated plots. Hence, even though the external distortion overpower the first four
harmonics within the measured results, the analysis used in the simulated model was verified
and the conclusions are relevant.
During experimentation and measuring, different directions of analysis were identified for
potential future work and opportunities for improvement. Firstly, the future work would
include methods to improve the testing method and results. This would include finding
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equipment and software. Secondly, further characterizing the bypass capacitor and voltage
reference circuit can be done to gain a higher level insight into the observed non-ideal be-
haviours. Lastly, by applying the analysis done in this thesis further, a higher level model
can be investigated. Any of these directions can lead to improvements in the findings of this
thesis.
Improving the equipment used to take measurements of the SAR-ADC would improve the
reliability of the results, and reinforce the found conclusions. One such improvement would
be to design a board or modify the existing evaluation board such that the input from the
signal generator can be fed directly to the ADC. This would reduce sources of distortion along
the signal path prior to reaching the ADC itself. Additionally, this would allow for full-scale
testing of the ADC. Secondly, the signal generator and the evaluation board’s clock were not
synchronized during measurements. To get around this problem, software used to collect the
data utilized a Blackman-Harris windowing function to generate the FFT plot. However, a
better solution for future work would be to use different instrumentation that would include
clock generators, which can be used to achieve coherent sampling. The clock generator would
be used generate the internal clock of the controller board and the evaluation board, provide
the chip select signal for the AD7276, and act as a synchronizer for the signal generator.
Lastly, a board that can allow for the testing of a variety of SAR-ADC ICs with the same
(or similar) inputs and outputs can be used to verify that the findings can be generalized to
the SAR-ADC regardless of the internal architecture.
Future work can be done to further characterize the bypass capacitor and how it relates to
output distortion. This thesis simplifies the bypass capacitor and the voltage reference circuit
as a single charged capacitor. A more detailed model could be used to explain the unexpected
results found. During experimentation, smaller capacitors of 4.7nF and 2.2nF were used.
However, these capacitors were not of the same package as the rest due to availability. Their
results were inconsistent with the rest of the measurements, such that the distortion was
reduced in comparison to using a 10nF capacitor. Thus using the smaller packaging improved
the overall performance of the system. Future investigations could include how the ESR and
ESL of the reference capacitor affects the performance of the ADC. Additionally, bond wire
inductance can be added to the model for further accuracy of the model. An assumption
made during the analysis was that the reference capacitor fully-charged between samples. By
investigating how charge is restored and how it relates to the reference capacitor, a maximum
sampling clock rate can also be identified.
Lastly, this paper ended its circuit analysis where the change in Vref was identified per
switching sequence. For future work, analysis into finding a direct relationship between Ca
Cref
and the dynamic measures, such as SNR and THD, can be found to remove the need for
simulations. This would be considered a higher model of the entire system, which can be
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used to estimate the performance of the ADC prior to fabrication or assembly.
All this work and the future directions which this thesis can take can be used to work
towards the research of a fully integrated SoC solution which integrates the SAR-ADC and
the voltage reference within its parent integrated circuit. This paper is based on board level
measurements and experimentation. However, the generalized model used to characterize
distortion can be applied to an integrated circuit setting. Similar measurement and analysis
of an IC based SAR-ADC system can be carried out to verify if the distortion is proportional
to the Ca
Cref
ratio. Through the application of the findings of this thesis, the capacitors required
to implement the integrated SAR-ADC with sufficient decoupling can be efficiently sized to
meet distortion requirements.
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Appendix A
Alternate Calculation for Finding ∆Q
Figure A.0.1: The y switching sequence for the simplified model
Here we originally see three capacitors in the array, (x− y)Ca, (1−x)Ca and yCa. In this
calculation we are only considering the bottom part of the array, which include (1 − x)Ca
and yCa. It should also be noted that as yCa is moved from the top capacitor array to the
bottom, its polarity switches.
For the (1− x)Ca capacitor:
∆V = Vfinal − Vinitial (A.0.1)
= (x− y)Vref − xVref (A.0.2)
= −yVref (A.0.3)
∆Q = ∆V (1− x)Ca (A.0.4)
= (xy − y)CaVref (A.0.5)
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For the yCa capacitor moving from top to bottom:
∆V = Vfinal − Vinitial (A.0.6)
= (x− y)Vref − [−(1− x)]Vref (A.0.7)
= (1− y)Vref (A.0.8)
∆Q = ∆V yCa (A.0.9)
= (y − y2)CaVref (A.0.10)
By combining both results we see that:
∆Qtotal = (xy − y)CaVref + (y − y2)CaVref (A.0.11)
= (xy − y2)CaVref (A.0.12)
This is exactly the same ∆Q previously found by only considering the simpler case of the
top capacitor array. Thus, only one calculation is needed, and the simpler case is used.
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Appendix B
Accurate Model’s Calculation for
Validating the Simplified Model
Below are the algebraic calculations going through the accurate model’s equations for calcu-
lating Vref,new during switching of the largest capacitor.
(V ′ref − V ′out) = Vref
[ ( (1−z)CaCref
Cref+(1−z)Ca
)(
zCa +
(1−z)CaCref
Cref+(1−z)Ca
)]
= Vref
[
(1− z)CaCref
zCaCref + z(1− z)C2a + (1− z)CaCref
]
= Vref
1− z
1 + z(1− z) Ca
Cref
(B.0.1)
∆V = (Vref − Vout)− (V ′ref − V ′out)
= Vref − Vref 1− z
1 + z(1− z) Ca
Cref
= Vref
z + z(1− z) Ca
Cref
1 + z(1− z) Ca
Cref
(B.0.2)
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∆Vref,z = ∆V
(
(1− x′ − z)Ca
Cref + (1− x′ − z)Ca
)
= Vref
(z + z(1− z) Ca
Cref
1 + z(1− z) Ca
Cref
)(
(1− z)Ca
Cref + (1− z)Ca
)
= Vref
( z
Cref
[Cref + (1− z)Ca]
1 + z(1− z) Ca
Cref
)(
(1− z)Ca
Cref + (1− z)Ca
)
=
z(1− z) Ca
Cref
1 + z(1− z) Ca
Cref
(B.0.3)
Vref,new = Vref −∆Vref,z
= Vref
(
1−
z(1− z) Ca
Cref
1 + z(1− z) Ca
Cref
)
Vref,new = Vref
(
1
1 + z(1− z) Ca
Cref
) (B.0.4)
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Appendix C
AD7276 Data Sheet
The full data sheet is accessible at: http://www.analog.com/static/imported-files/
data_sheets/AD7276_7277_7278.pdf
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Appendix D
EVAL-AD7276SDZ Data Sheet
The official full data sheet for the EVAL-AD7276SDZ is accessible at: http://www.analog.
com/static/imported-files/user_guides/EVAL-AD7276SDZ_UG-450.pdf
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Appendix E
EVAL-SDP-CB1Z Data Sheet
The full data sheet is accessible at: http://www.analog.com/static/imported-files/
user_guides/SDP_UG_rev1.3.pdf
More information is available at: http://www.analog.com/en/system-demonstration-platform/
controller-boards/evaluation/SDP-B/eb.html
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Appendix F
R&S SMA100A Data Sheet
The full data sheet is accessible at: http://cdn.rohde-schwarz.com/pws/dl_downloads/
dl_common_library/dl_brochures_and_datasheets/pdf_1/SMA100A_dat-sw_en_5213-6412-22_
v0700.pdf
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Appendix G
KR 2827 Data Sheet
The full data sheet is accessible at: https://krfilters.com/filter-docs/2827.pdf
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Appendix H
Complete Non-Ideal SAR-ADC
Simulated Model
1
2 function [ Out ] = NonIdealSARADC( Vin , Cr input )
3
4 vin = Vin + 1/2ˆ13;
5
6 [R,C] = size(vin); % Determine the number of Rows and Columns
7 Out = zeros(R,C); % Stuff the output with zeros
8
9 %assumed total internal capacitance
10 Cap = 0.85*714e−15 * 2ˆ12;
11
12 %Reference capacitance is total capacitance on the line + added
13 %reference capacitor
14 Cr = 1.35*1.2e−7 + Cr input;
15
16 Vref = 1;
17
18
19
20
21 for r = 1:R
22 for c = 1:C
23 b = zeros(1,12);
24 y=0;
25 x=0;
26 for i=1:12
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27 %move next capacitors from bottom to top
28 z = 1/2ˆi;
29
30 %Charge drawn from the course after switching
31 %Q(k,i) = (y*(x−y)+z*(1−x+y−z))*Cap*Vref;
32
33 %Equivalent capacitance looking into array from Vref
34 %Ceq = (x−y+z)*(1−x+y−z)*Cap;
35
36
37 %Vref new after charge sharing between Cr and Capacitive array
38 Vref = (1−(y*(x−y)+z*(1−x+y−z))*Cap/Cr)*Vref;
39
40 Vdac = (x−y+z)*Vref;
41
42 x = x−y+z;
43 if vin(r,c) < Vdac
44 b(i) = 0;
45 y = z;
46 else
47 b(i)=1;
48 y=0;
49 end
50 end
51
52
53 %Output decimal representation of code
54 Out(r,c) = r bin2dec(b);
55
56
57 %Vref is restored between samples
58
59 Vref = 1;
60
61
62 end
63 end
64
65 end
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Appendix I
Generating Characteristic Plots
1 function FFT out = GenerateCharacteristics( )
2
3 fs = 2823500;
4 N =12;
5
6 L = 2ˆ14;
7 %Identify Four Input Frequencies
8 fin(1) = fs/L*1201; % ¬207725.605
9 fin(2) = fs/L*1423; % ¬244561.733
10 fin(3) = fs/L*1657; % ¬284973.767
11 fin(4) = fs/L*1901; % ¬326850.628
12
13 %L = 2ˆ17;
14 %%Identify Four Input Frequencies
15 %fin(1) = fs/L*9643; % ¬207725.605
16 %fin(2) = fs/L*11353; % ¬244561.733
17 %fin(3) = fs/L*13229; % ¬284973.767
18 %fin(4) = fs/L*15173; % ¬326850.628
19
20 %Scale samplitude to match measured data
21 vpkpk(1) = 2834.417/2ˆ12/2;
22 vpkpk(2) = 2772.545/2ˆ12/2;
23 vpkpk(3) = 2739.636/2ˆ12/2;
24 vpkpk(4) = 2638.545/2ˆ12/2;
25
26 %Select Capacitor
27 Cr input(1) = 0; %% no cap
28 Cr input(2) = 1.00E−10 ;
29 Cr input(3) = 1.00E−9 ;
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30 Cr input(4) = 2.20E−9 ;
31 Cr input(5) = 4.70E−9 ;
32 Cr input(6) = 1.00E−8 ;
33 Cr input(7) = 2.20E−08 ;
34 Cr input(8) = 4.70E−08 ;
35 Cr input(9) = 1e−7;
36 Cr input(10) = 2.20E−07 ;
37 Cr input(11) = 4.70E−07 ;
38 Cr input(12) = 1E−06 ;
39 Cr input(13) = 2.20E−06 ;
40 Cr input(14) = 4.70E−06 ;
41 Cr input(15) = 1.00E−05;
42 Cr input(16) = 2.20E−05;
43 Cr input(17) = 4.70E−05;
44 Cr input(18) = 1.00E−04;
45 Cra = Cr input;
46
47 %Initialize empty arrays
48 SFDR c=zeros(size(fin,2),size(Cra,2),1);
49 SNDR c=zeros(size(fin,2),size(Cra,2),1);
50 SNR c=zeros(size(fin,2),size(Cra,2),1);
51 THD c=zeros(size(fin,2),size(Cra,2),1);
52 SINAD c=zeros(size(fin,2),size(Cra,2),1);
53 H2 c=zeros(size(fin,2),size(Cra,2),1);
54 H3 c=zeros(size(fin,2),size(Cra,2),1);
55
56
57 time = linspace(0 , 1/fs*(L−1), L); % Set the time base for the samples
58 V peak = 1; % Set the peak voltage of the sine wave.
59 %u = zeros(5,L);
60
61
62
63
64 for j=1:size(fin,2)
65
66 %Add signal & harmonics
67 u = zeros(5,L);
68 u(5,:) = (sin(5*2*pi*fin(j)*time));
69 u(4,:) = (sin(4*2*pi*fin(j)*time));
70 u(3,:) = (sin(3*2*pi*fin(j)*time));
71 u(2,:) = (sin(2*2*pi*fin(j)*time));
72 u(1,:) = (sin(1*2*pi*fin(j)*time));
73
74 %Only signal is used for this model
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75 samples = u(1,:);
76
77 %initialize size of noise samples needed
78 noise size = size(samples);
79
80 %scale sample and add noise to input
81 scaled samples = samples*vpkpk(j)+0.5+ 5e−5*rand(noise size) − ...
5e−5*rand(noise size);
82
83
84 %Re−Initialize arrays
85 SFDR = zeros(size(Cra,2),1);
86 SNDR = zeros(size(Cra,2),1);
87 THD = zeros(size(Cra,2),1);
88 SNR = zeros(size(Cra,2),1);
89 SINAD = zeros(size(Cra,2),1);
90 H2 = zeros(size(Cra,2),1);
91 H3 = zeros(size(Cra,2),1);
92
93 ND = 45e−5*rand(noise size) − 45e−5*rand(noise size) ;
94
95 for i=1:size(Cra,2)
96 %Input scaled samples into the SAR−ADC Model
97 [quantized samples] = NonIdealSARADC(scaled samples(:,:), ...
Cr input(i));
98 steps = 2ˆN;
99
100 voltage samples = V peak*( 2* quantized samples/steps);
101
102 % Manually center voltage samples and dd noise distortion
103 voltage samples = voltage samples − sum(voltage samples)/L + ND ;
104
105 % generate an array of the frequencies for the FFT's bins.
106 frequency = fs/2*linspace(0, 1, L/2 + 1);
107 %
108 FFT out = fft(voltage samples,L)/L;
109
110 fftdata = 2*abs(FFT out(1:(L/2+1)));
111
112 [SNDR(i) , THD(i), SNR(i), SFDR(i), SINAD(i), H2(i), H3(i)] = ...
Analyse2(fftdata,0);
113
114 if i==0 && j == 0
115
116 end
111
117
118 fprintf(' %d Hz : %d F \n',fin(j),Cr input(i));
119 end
120
121
122 SNDR c(j,:) = SNDR;
123 SFDR c(j,:) = SFDR;
124 SNR c(j,:) = SNR;
125 THD c(j,:) = THD;
126 SINAD c(j,:) = SINAD;
127 H2 c(j,:) = H2;
128 H3 c(j,:) = H3;
129
130
131
132 end
133
134
135 %Plot Characteristic Curves
136
137 greycolors = [0.46 0.46 0.46; 0.80 0.80 0.80; 0.63 0.63 0.63; 0 0 0];
138
139 for i=1:4
140
141 semilogx(Cra,SNDR c(i,:),'color',greycolors(i,:), 'linewidth', 2);
142
143 hold on;
144 end
145 hold off;
146 title('SNDR vs Reference Capacitance')
147 xlabel('Capacitance (F)')
148 ylabel('SNDR (dB)')
149 legend('207kHz','244kHz','285kHz','327kHz')
150
151 figure(2);
152
153 for i=1:4
154 semilogx(Cra,SFDR c(i,:),'color',greycolors(i,:), 'linewidth', 2);
155
156 hold on;
157 end
158 hold off
159 title('SFDR vs Reference Capacitance')
160 xlabel('Capacitance (F)')
161 ylabel('SFDR (dB)')
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162 legend('207kHz','244kHz','285kHz','327kHz')
163 figure(3);
164
165 for i=1:4
166 semilogx(Cra,SNR c(i,:),'color',greycolors(i,:), 'linewidth', 2);
167
168 hold on;
169 end
170 hold off
171 title('SNR vs Reference Capacitance')
172 xlabel('Capacitance (F)')
173 ylabel('SNR (dB)')
174 legend('207kHz','244kHz','285kHz','327kHz')
175 figure(4);
176 for i=1:4
177 semilogx(Cra,THD c(i,:),'color',greycolors(i,:), 'linewidth', 2);
178
179 hold on;
180 end
181
182 hold off
183 title('THD vs Reference Capacitance')
184 xlabel('Capacitance (F)')
185 ylabel('THD (dB)')
186 legend('207kHz','244kHz','285kHz','327kHz')
187
188 hold off;
189
190 end;
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Appendix J
Finding The Bins of the Harmonics
1 %"data" holds FFT information
2
3 %Identify the size of the FFT
4 L = size(data,2);
5
6 %Find Sampling Frequency
7 fs = 2*L;
8
9 %First bin is DC
10 dc = 1;
11
12 %Set DC to 0, this allows a reliable read for the input signal when ...
the signal has large DC power
13 data(dc) = 0;
14
15 %convert data to decibels
16 dB data = 20*log10(data);
17
18 %find the bin and magnitude of the input signal
19 [Va, fa] = max(dB data(:));
20
21 %Find harmonics
22 h = 1:10; %find the first 10 harmonics
23 % +− Kfs +− nf1
24 K=0;
25 n = 1;
26 % s1 and s2 denote sign
27 s1 = 1;
28 s2 = 1;
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29 for i=1:20
30 h(i) = s1*K*fs + s2*n*fa;
31 if h(i) > L
32 s1 = 1;
33 K = K+1;
34 s2 = −1;
35 elseif h(i) < 0
36 s1 = −1;
37 s2 = 1;
38 end
39 h(i) = s1*K*fs+s2*n*fa−i+1;
40 n = n+1;
41
42 end
115
References
[1] W. Kester et al., Analog-Digital Conversion, ser. Analog Devices. Newnes, 2004, ch. 3.
[2] ——, Analog-Digital Conversion, ser. Analog Devices. Newnes, 2004, ch. 2.
[3] T. C. Carusone, D. A. Johns, and K. W. Martin, Analog Integrated Circuit Design,
2nd ed. John Wiley & Sons, Inc., 2011.
[4] W. Kester et al., Analog-Digital Conversion, ser. Analog Devices. Newnes, 2004, ch. 5.
[5] B. Brannon and R. Reeder. Application note an-835: Understanding
high speed adc testing and evaluation. Analog Devices Inc. [On-
line]. Available: http://www.analog.com/static/imported-files/application notes/
57206466474685142207552745732150239440755569051663372515871138132239AN 835
0.pdf
[6] C. M. Webster and D. T. Comer, “An Enhanced Successive-Approximation Circuit for
A/D conversion,” in Custom Integrated Circuits Conference, Proceedings of the IEEE
1993, 1993, pp. 28.2.1–28.2.4.
[7] 3 MSPS, 12-/10-/8-Bit ADCs in 6-Lead TSOT. Analog Devices Inc. AD7276 Data
Sheet. [Online]. Available: http://www.analog.com/static/imported-files/data sheets/
AD7276 7277 7278.pdf
[8] Y. Chi et al., “A 16-bit 1MS/s 44mW Successive Approximation Register Analog-to-
Digital Converter Achieving Signal-to-Noise-and-Distortion-Ratio of 94.3dB,” in IEEE
International Conference of Electron Devices and Solid-State Circuits (EDSSC), 2013,
pp. 1–2, 3–5.
[9] Tutorial MT-087: Voltage References. Analog Devices Inc. [Online]. Available:
http://www.analog.com/static/imported-files/tutorials/MT-087.pdf
116
[10] T. Schmitz and M. Wong. Application Note 1325: Choosing and Using Bypass
Capacitors. Intersil. [Online]. Available: http://www.intersil.com/content/dam/
Intersil/documents/an13/an1325.pdf
[11] N. Hamdy et al., “A vertical successive-approximation A/D converter architecture for
high-speed applications,” in Midwest Symposium on Circuits and Systems, 1998 Pro-
ceedings, 1998, pp. 542–545.
[12] 2.5V/3.0V High Precision Reference. Analog Devices Inc. AD780 Data Sheet. [Online].
Available: http://www.analog.com/static/imported-files/data sheets/AD780.pdf
[13] EVAL-AD7276SDZ User Guide: Evaluating the AD7276, 3 MSPS, 12-Bit ADC
(UG-450). Analog Devices Inc. [Online]. Available: http://www.analog.com/static/
imported-files/user guides/UG-277.pdf
[14] SDP User Guide: SDP-B Controller Board (UG-277). Analog Devices Inc. [Online].
Available: http://www.analog.com/static/imported-files/user guides/UG-277.pdf
[15] (2013) R&S SMA100A Signal Generator: Specifica-
tions. Rohde & Schwarz. Version 07.00. [Online]. Avail-
able: http://cdn.rohde-schwarz.com/pws/dl downloads/dl common library/dl
brochures and datasheets/pdf 1/SMA100A dat-sw en 5213-6412-22 v0700.pdf
[16] KR-2827 data sheet. KR Electronics. [Online]. Available: https://krfilters.com/
filter-docs/2827.pdf
[17] W. Kester. Tutorial MT-003: Understand SINAD, ENOB, SNR, THD, THD + N,
and SFDR so You Don’t Get Lost in the Noise Floor. Analog Devices Inc. [Online].
Available: http://www.analog.com/static/imported-files/tutorials/MT-003.pdf
117
